CN107679298A - A kind of 1394b bus load emulation modelling methods based on Petri network - Google Patents

A kind of 1394b bus load emulation modelling methods based on Petri network Download PDF

Info

Publication number
CN107679298A
CN107679298A CN201710851122.5A CN201710851122A CN107679298A CN 107679298 A CN107679298 A CN 107679298A CN 201710851122 A CN201710851122 A CN 201710851122A CN 107679298 A CN107679298 A CN 107679298A
Authority
CN
China
Prior art keywords
bus
arbitration
petri network
node
modelling methods
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710851122.5A
Other languages
Chinese (zh)
Inventor
肖静
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenyang Aircraft Design and Research Institute Aviation Industry of China AVIC
Original Assignee
Shenyang Aircraft Design and Research Institute Aviation Industry of China AVIC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenyang Aircraft Design and Research Institute Aviation Industry of China AVIC filed Critical Shenyang Aircraft Design and Research Institute Aviation Industry of China AVIC
Priority to CN201710851122.5A priority Critical patent/CN107679298A/en
Publication of CN107679298A publication Critical patent/CN107679298A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/20Design optimisation, verification or simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0012High speed serial bus, e.g. IEEE P1394

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Small-Scale Networks (AREA)

Abstract

The present invention provides a kind of 1394b bus load emulation modelling methods based on Petri network, comprises the following steps:1394b asynchronous transmission simulation models are built using Petri network;Parameter configuration is carried out to required airborne 1394b networks by the 1394b asynchronous transmission simulation model built and emulated;Simulation result is analyzed and assessed.1394b emulation modelling methods provided by the present invention, 1) dynamic simulation model building to 1394b buses can be realized;2) can be with the analysis of accurate completion bus performance;3) evaluation to overall system performance can be realized.

Description

A kind of 1394b bus load emulation modelling methods based on Petri network
Technical field
The invention belongs to mobile system bus performance evaluation areas, and in particular to a kind of 1394b buses based on Petri network Load simulation modeling method.
Background technology
Existing manufacturer starts late for the analysis of mobile system Performance Evaluation, is relied primarily on for system bus Performance Evaluation The means such as the actual loading test of system half or whole system joint-trial step-by-step test realize the checking to mobile system bus performance.And state The interior application on Petri network modeling tool is a lot, and its application field is very extensive, and this also show the powerful excellent of Petri network More property, still, research papers yet there are no with regard to the bus performance simulation modeling of mobile system 1394.
The content of the invention
It is an object of the invention to provide a kind of 1394b bus load emulation modelling methods based on Petri network, to solve The simulation modeling of avionics system bus performance, and then realize the Simulation Evaluation to bus performance.
The purpose of the present invention is achieved through the following technical solutions:A kind of 1394b bus loads emulation based on Petri network is built Mould method, comprises the following steps:
Step 1:1394b asynchronous transmission simulation models are built using Petri network;
Step 2:Parameter is carried out by the 1394b asynchronous transmission simulation model built to required airborne 1394b networks to match somebody with somebody Put and emulate;
Step 3:Simulation result is analyzed and assessed.
Preferably, the node arbitration in the 1394b asynchronous transmission simulation model uses fair arbitration.
Preferably, affairs when using the premise of the fair arbitration not waited in bus.
Preferably, in the 1394b asynchronous transmission simulation model built, if having data arrival, node enters Monitor bus location and wait arbitration bus;After arbitration is enabled, node starts arbitration bus, if arbitration bus fails, waits weight New arbitration, if arbitration bus success, bus control right is obtained, enters after node one set time of wait and sends array;Data pass through Bus send after etc. response bag to be received, if node has successfully received response bag, node terminates to transmit, discharge bus control right, always Line enters idle condition, waits the beginning arbitrated next time, if not receiving and time-out is wrapped out according to have received response bag Fault is managed, and wait resumes waiting for receiving response bag.
Preferably, the simulation analysis in the step 3 include static analysis and dynamic analysis, and static analysis draws whole Average bus load in individual simulation process takes and average transfer delay, dynamic analysis are shown entirely in a manner of curve During load and transmission delay situation.
Preferably, the assessment in the step 3 obtains performance indications by equation below:
E=aP+bD
Wherein, P is total inorganic nitrogen, and D is bus delay, and a and b are respectively the weighted value of the two.
A kind of beneficial effect of 1394b bus load emulation modelling methods based on Petri network provided by the present invention exists In 1) dynamic simulation model building to 1394b buses can be realized;2) can be with the analysis of accurate completion bus performance;3) may be used To realize the evaluation to overall system performance.
Brief description of the drawings
Fig. 1 is the DSPN illustratons of model of 1394b asynchronous transmission of the present invention;
Fig. 2 is the datagram of static analysis in the 1394b bus load emulation modelling methods of the invention based on Petri network;
Fig. 3 is the curve map of dynamic analysis in the 1394b bus load emulation modelling methods of the invention based on Petri network.
Embodiment
To make the purpose, technical scheme and advantage that the present invention is implemented clearer, below in conjunction with the embodiment of the present invention Accompanying drawing, the technical scheme in the embodiment of the present invention is further described in more detail.In the accompanying drawings, identical from beginning to end or class As label represent same or similar element or the element with same or like function.Described embodiment is the present invention Part of the embodiment, rather than whole embodiments.The embodiments described below with reference to the accompanying drawings are exemplary, it is intended to uses It is of the invention in explaining, and be not considered as limiting the invention.Based on the embodiment in the present invention, ordinary skill people The every other embodiment that member is obtained under the premise of creative work is not made, belongs to the scope of protection of the invention.
The 1394b bus load emulation modelling methods based on Petri network of the present invention are done further below in conjunction with the accompanying drawings Describe in detail.
A kind of 1394b bus load emulation modelling methods based on Petri network, implement as follows.
Step 1:1394b asynchronous transmission simulation models are built using Petri network.
The transmission of 1394 agreements is divided into isochronous transfers and asynchronous transmission both of which.Isochronous transfers can ensure to transmit information Real-time, be mainly used in the transmission of the multimedia messages that audio, video etc. have higher requirements to real-time.Asynchronous transmission with etc. When the difference transmitted be that asynchronous transmission is emphasized to transmit the reliability of data, passed when not waiting the requirement of real-time for transmitting data It is defeated strict, it is mainly used in the transmission of order, status information and file.1394 agreement asynchronous transmission are used to ensure that data transfer can Include the following aspects by the means of property:1. request-reply mechanism;2. CRC;3. erroneous retransmissions mechanism.
As shown in figure 1, in modeling process, affairs when not waited in bus are set, node arbitration uses fair arbitration, different Step fair arbitration is the rotation precedence algorithm based on justice interval.After tagging, it is hopeful to send the node of data Start arbitration bus after first sub- transaction interval.After a node obtains bus control right, its arbitration enable bit It is eliminated, until the arrival of next arbitration reseting interval (ARI, ArbitrationReseIn-terval).When a node Bus understands an idle sub- transaction interval (SG, SubactionGap, about 10us) after having sent data, afterwards, does not send number According to node will filing of the award bus again.This process will repeat always, until the node for being hopeful to send data is all sent out Send data.An idle longer time interval is referred to as arbitrated reseting interval (about 20us) by subsequent bus, when all nodes all After detecting this interval, the arbitration enable bit of itself will be reset, start the asynchronous arbitration of next round.
Step 2:Parameter is carried out by the 1394b asynchronous transmission simulation model built to required airborne 1394b networks to match somebody with somebody Put and emulate.
Petri network nodes of locations quantity and implication and transition quantity and implication are defined, it is specific as follows:
1) position implication
P1 data buffer zones, data to be sent cache herein;
P2 monitors bus location, and data detect bus free herein after reaching, start arbitration bus;
P3 arbitrations terminate;
P4 is waited after arbitrating successfully, ensures that other nodes all detect the subtransaction interval in bus;
P5 nodes are ready for data;
P6 such as has sent after data at the response to be received;
P7 nodes receive response bag;
P8 data, which are sent, to be terminated;
P9 nodes have sent data, and reseting interval is arbitrated in wait;
Wait after P10 arbitration failures and arbitrating again;
P11 data resend queue;
P12 error counters, wherein initial markers quantity represent to allow the mistake sum occurred in bus;
P13 response errors, node processing mistake;
P14 subtransaction interval timers;
P15 subtransaction interval occurreds;
Arbitration reseting interval occurs in P16 buses;
P17 arbitrates reseting interval timer;
The enabled position of P18 arbitrations, has mark to represent arbitration enabled;
The control position of P19 buses, there is no node to obtain bus control right wherein there is mark to represent in bus;
P20 is ready for sending the nodes of data;
P21 data transmit queues;
Answering interval occurs in P22 buses;
P23 answering interval timers, about 0.04us;
P24 bus busy conditions;
P25 bus idle states;
2) implication is changed
T1 data reach transition, obey the exponential distribution that parameter is λ;
T2 node arbitration bus;
The success of T3 arbitration bus, obtains bus control right;
T4 is waited after arbitrating successfully, and agreement regulation is about 2.6us;
T5 buses are converted into busy condition by idle condition;
T6 response bags reach;
T7 response bags are correct, and data are sent successfully;
T8 is sent completely, and discharges bus;
Wait after T9 arbitration failures and arbitrating again;
T10 arbitration bus fails;
Asynchronous data is resend after T11 errors;
T12 abandons this and sends operation;
T13 data send wrong;
The interval timing of T14 subtransactions, about 10us;
The enabled arbitrations of T15;
T16 arbitrates reseting interval timing, about 20us;
T17 resets arbitration enable bit;
T18 arbitration resets start to perform;
T19 sends asynchronous data;
T20 bus answering intervals, about 0.04us.
When there is data arrival, node enters P2 positions and waits arbitration bus.The arbitration enable bit arbitrated in node is made Can after start, i.e. start after having mark in P18, and the mark in P18 is injected into the following two cases, illustrates that node can be with Arbitration bus:1) nodal test reaches ARI to bus-free time, illustrates that all nodes have all sent data, starts new public affairs Flat interval;2) nodal test reaches SG to bus-free time, illustrates not to be transmitted across number also in this justice interval interior nodes According to.Both of these case corresponds to transition T17 and T15 in a model to be implemented.After arbitration is enabled, node starts arbitration bus.If Arbitration failure, i.e. T10 are implemented, then node enters P10.Restart arbitration bus after waiting a fixed time interval T9. If arbitrated successfully, i.e. T3 is implemented, then node waits a regular time (to be provided in 1394 agreements, arbitrate successfully posterior nodal point The time for needing to wait about 2.6us is to ensure that node all in bus all detects SG) enter transmit queue P5 afterwards.Data After waiting an interresponse time after bus is sent, sending node will receive response bag under normal circumstances, if rung Error should be wrapped, including:1. data check mistake;2. response bag is not received;3. response bag is overtime.3 kinds of situations of the above are in a model Done simplification, it is assumed that node can all receive response bag on time, do not receive and the situation of time-out according to have received response bag and Bag error handling processing.Pass through the probability for setting the weight (Weight) of T13 and T17 in model to be malfunctioned with analog response.Respond out After mistake, if do not marked in P12, illustrate that node limits beyond sending times, node terminates this transmission.If There is mark in P12, T11 will be implemented, and represent that node will resend packet.If node has successfully received response bag, i.e. T17 is real Apply, then node terminates to transmit, and T8 is implemented, and mark is injected into P19 and P25, illustrates that node discharges bus control right, bus is again Into idle condition, the beginning arbitrated next time is waited.Within a fair interval time, a node is merely able to arbitration bus Once, after arbitrating successfully, node will send data, and it can wait the arrival at next fair interval afterwards.
Step 3:Simulation result is analyzed and assessed.
Simulation analysis include two kinds of analysis modes, and one kind is static analysis, and one kind is dynamic analysis.Static analysis can be drawn Average bus load in whole simulation process takes and average transfer delay;Dynamic analysis can be shown in a manner of curve Load and transmission delay situation, are illustrated in fig. 2 shown below in whole process.
For single bus, performance indications are obtained in the following ways:
E=aP+bD
Wherein, P is total inorganic nitrogen, and D is bus delay, and a and b are respectively the weighted value of the two.
The foregoing is only a specific embodiment of the invention, but protection scope of the present invention is not limited thereto, any Those familiar with the art the invention discloses technical scope in, the change or replacement that can readily occur in, all should It is included within the scope of the present invention.Therefore, protection scope of the present invention should using the scope of the claims as It is accurate.

Claims (6)

1. a kind of 1394b bus load emulation modelling methods based on Petri network, it is characterised in that comprise the following steps:
Step 1:1394b asynchronous transmission simulation models are built using Petri network;
Step 2:Parameter configuration is carried out simultaneously to required airborne 1394b networks by the 1394b asynchronous transmission simulation model built Emulation;
Step 3:Simulation result is analyzed and assessed.
2. the 1394b bus load emulation modelling methods according to claim 1 based on Petri network, it is characterised in that institute State the arbitration of the node in 1394b asynchronous transmission simulation models and use fair arbitration.
3. the 1394b bus load emulation modelling methods according to claim 2 based on Petri network, it is characterised in that adopt Premise with the fair arbitration is affairs when not waited in bus.
4. the 1394b bus load emulation modelling methods according to claim 3 based on Petri network, it is characterised in that In the 1394b asynchronous transmission simulation model built, if having data arrival, node enters monitoring bus location and waits arbitration Bus;After arbitration is enabled, node starts arbitration bus, if arbitration bus fails, wait is arbitrated again, if arbitration bus into Work(, obtains bus control right, and node enters transmission array after waiting a set time;The data sound to be received such as after bus is sent It should wrap, if node has successfully received response bag, node terminates to transmit, and discharges bus control right, bus enters idle condition, under wait The beginning once arbitrated, if not receiving and time-out is according to have received response bag and bag error handling processing, wait resumes waiting for connecing Receive response bag.
5. the 1394b bus load emulation modelling methods according to claim 4 based on Petri network, it is characterised in that institute Stating the simulation analysis in step 3 includes static analysis and dynamic analysis, and static analysis draws average total in whole simulation process Linear load takes and average transfer delay, and dynamic analysis show to load and transmit in whole process in a manner of curve prolongs Slow situation.
6. the 1394b bus load emulation modelling methods according to claim 5 based on Petri network, it is characterised in that institute The assessment stated in step 3 obtains performance indications by equation below:
E=aP+bD
Wherein, P is total inorganic nitrogen, and D is bus delay, and a and b are respectively the weighted value of the two.
CN201710851122.5A 2017-09-20 2017-09-20 A kind of 1394b bus load emulation modelling methods based on Petri network Pending CN107679298A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710851122.5A CN107679298A (en) 2017-09-20 2017-09-20 A kind of 1394b bus load emulation modelling methods based on Petri network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710851122.5A CN107679298A (en) 2017-09-20 2017-09-20 A kind of 1394b bus load emulation modelling methods based on Petri network

Publications (1)

Publication Number Publication Date
CN107679298A true CN107679298A (en) 2018-02-09

Family

ID=61136611

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710851122.5A Pending CN107679298A (en) 2017-09-20 2017-09-20 A kind of 1394b bus load emulation modelling methods based on Petri network

Country Status (1)

Country Link
CN (1) CN107679298A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113067745A (en) * 2021-02-25 2021-07-02 国营芜湖机械厂 Aircraft 1394B bus communication simulation test platform

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101719827A (en) * 2009-12-03 2010-06-02 山东科技大学 Method for executing hardware realization of Petri network-based block cipher algorithm
US20110078644A1 (en) * 2009-09-30 2011-03-31 Rajit Manohar Asychronous system analysis

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110078644A1 (en) * 2009-09-30 2011-03-31 Rajit Manohar Asychronous system analysis
CN101719827A (en) * 2009-12-03 2010-06-02 山东科技大学 Method for executing hardware realization of Petri network-based block cipher algorithm

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
杨玉生等: "IEEE_1394异步传输机制建模及性能分析", 《北京航空航天大学学报》 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113067745A (en) * 2021-02-25 2021-07-02 国营芜湖机械厂 Aircraft 1394B bus communication simulation test platform

Similar Documents

Publication Publication Date Title
US8085673B2 (en) Method and apparatus for generating bi-directional network traffic and collecting statistics on same
CN100365994C (en) Method and system for regulating ethernet
CN110061896B (en) MODBUS-RTU bus address conflict detection method
CN105205003A (en) Automated testing method and device based on clustering system
US7424640B2 (en) Hybrid agent-oriented object model to provide software fault tolerance between distributed processor nodes
CN108052094A (en) A kind of extension card identification method, device and frequency converter
CN110535715B (en) Linux-based port state real-time detection method, circuit and switch
CN104283780A (en) Method and device for establishing data transmission route
CN111209240B (en) Data transmission method, electronic equipment and storage medium
WO2021134418A1 (en) Data checking method and apparatus
US20030231642A1 (en) Data upgrade method for a switching device in two-layer network environment
CN107679298A (en) A kind of 1394b bus load emulation modelling methods based on Petri network
US20190073291A1 (en) Instruction generation based on selection or non-selection of a special command
CN101645811B (en) Device and method for automatically testing embedded system
CN108881060A (en) A kind of method and device handling communication message
US8108736B2 (en) Multi-partition computer system, failure handling method and program therefor
CN110789580A (en) Communication detection method, equipment and system of train network control system
CN109885420B (en) PCIe link fault analysis method, BMC and storage medium
US8402312B2 (en) Method and system for testing an application
KR101794761B1 (en) Digital Data Communication Module and its Data Simulator
CN107743077A (en) A kind of method and device for assessing information physical emerging system network performance
CN114489718A (en) Firmware upgrading method, device, equipment and storage medium of tree connection system
CN112532447A (en) RDMA parameter configuration method, device and storage medium
CN111371799A (en) Method, device and equipment for controlling data transmission and reception of MCTP (Multi-channel media processing protocol) controller
CN109347760A (en) A kind of data transmission method for uplink and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20180209

RJ01 Rejection of invention patent application after publication