CN107621984B - Multi-core processor evaluation adjustment method, storage medium and computer - Google Patents
Multi-core processor evaluation adjustment method, storage medium and computer Download PDFInfo
- Publication number
- CN107621984B CN107621984B CN201710915219.8A CN201710915219A CN107621984B CN 107621984 B CN107621984 B CN 107621984B CN 201710915219 A CN201710915219 A CN 201710915219A CN 107621984 B CN107621984 B CN 107621984B
- Authority
- CN
- China
- Prior art keywords
- frequency
- core processor
- voltage
- processor
- core
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention provides a multi-core processor evaluation and adjustment method, a storage medium and a computer, wherein the method comprises the steps of testing the highest frequency of the multi-core processor in simultaneous operation as a first frequency and a first voltage when the highest frequency is operated; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; the overclocking frequency, namely the overclocking capability of the single-core processor is adjusted according to the voltage drop value, and the processing capability of the processor in the single-core running state is obviously improved.
Description
Technical Field
The present invention relates to the field of processors, and in particular, to a method for evaluating and adjusting a multi-core processor, a storage medium, and a computer.
Background
In the conventional multi-core processor system, after the system is started, a task scheduler in the system distributes tasks to each processor according to the load condition of the system, and because the characteristics of each task are different, some tasks need to be operated by the processor all the time, and some tasks need to be processed after waiting for a certain time; for the latter, after the task processing is completed, if the processor enters an idle state without task processing for a period of time, if the processor needs to process the task, the system wakes up the processor by an interrupt means (the processor enters a running state).
The multi-core system supplies power through a single public circuit, when the operating frequency of the processor is increased, the supply current of each processor module is increased, the voltage drop of the power supply circuit of the corresponding processor in the PCB and the chip is increased, and the quality of the power supply externally supplied to the processor is also deteriorated; such as: the processor supplies 1.2V, the highest frequency of the 4 processors simultaneously runs is 1.5GHz, and the voltage transmitted to the processor by the power supply is 1.15V or lower; under the same 1.2V power supply, when the single-core processor operates, the single-core processor can improve the frequency operation and can allow 1.6G or higher due to smaller voltage drop and better power supply quality.
In the prior art, redundant voltage is not utilized to improve the frequency of a single-core processor so as to improve the processing capacity of the single-core processor.
Disclosure of Invention
Therefore, a multi-core processor evaluation adjustment method needs to be provided to meet the requirement of flexible conversion of a single-core processor for over-frequency processing or a multi-core processor for occupying a memory to recover a standard frequency processing state.
In order to achieve the above object, the inventor provides an evaluation and adjustment method for a multi-core processor, comprising the steps of testing a highest frequency of the multi-core processor, which is operated simultaneously, as a first frequency, and a first voltage when the highest frequency is operated; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; and adjusting the overclocking frequency of the single-core processor according to the voltage drop value.
And further optimizing, comprising the steps of monitoring the running conditions of other processors when the single-core processor is in the overclocking running state, freezing the processing of the trigger processor to the running state when detecting that the other processors are to be triggered to the running state, firstly switching the running frequency from the overclocking frequency to the first frequency, and then triggering the other processors to the running state.
And further optimizing, further comprising the step of monitoring the multi-core operation condition, and when the condition that only a single core of the system operates is detected and the operation load of the single core processor is higher than a threshold value, increasing the first frequency of the single core processor to the over-frequency.
Further optimized, the threshold is 80% of the load rate.
A computer-readable storage medium of a multi-core processor evaluation adjustment, storing a computer program which, when executed by a computer, performs the steps of testing a highest frequency of simultaneous operation of the multi-core processor as a first frequency, and a first voltage at which the highest frequency is operated; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; and adjusting the overclocking frequency of the single-core processor according to the voltage drop value.
And further optimizing, when the program is executed by a computer, monitoring the running conditions of other processors when the single-core processor is in the overclocking running state, freezing the processing of the triggering processor to the running state when detecting that the other processors are to be triggered to the running state, firstly switching the running frequency from the overclocking frequency to the first frequency, and then triggering the other processors to the running state.
And further optimizing, when the program is executed by a computer, monitoring the multi-core operation condition, and when the condition that the system only runs by a single core and the operation load of the single core processor is higher than a threshold value is detected, increasing the first frequency of the single core processor to the over-frequency.
Further optimized, the threshold is 80% of the load rate.
A computer for evaluating adjustments for a multi-core processor, comprising the storage medium described above.
Different from the prior art, according to the technical scheme, the operation potential of the single-core processor relative to the multi-core processor, namely the overclocking capability can be estimated by testing the highest frequency (first frequency) and the corresponding voltage (first voltage) of the multi-core processor during simultaneous operation and finding out the second voltage of the single-core processor during operation at the first frequency, the overclocking capability and the voltage drop of the second voltage relative to the first voltage are in a corresponding relation, and the processing capability of the CPU in the single-core operation state is remarkably improved by adjusting the single-core working frequency of the single-core processor.
Drawings
Fig. 1 is a flowchart of an evaluation adjustment method for a multi-core processor according to an embodiment of the present invention;
fig. 2 is a schematic diagram of an operating state of a multi-core processor according to an embodiment of the present invention.
Detailed Description
To explain technical contents, structural features, and objects and effects of the technical solutions in detail, the following detailed description is given with reference to the accompanying drawings in conjunction with the embodiments.
Referring to fig. 1, the present invention provides a method for evaluating and adjusting a multi-core processor, including the steps of S100 testing a highest frequency of the multi-core processor during simultaneous operation as a first frequency, and a first voltage of the multi-core processor during simultaneous operation at the highest frequency; s102, testing a second voltage required by a certain single-core processor to operate at a first frequency; s104, calculating the voltage drop of the voltage relative to the first voltage under the single-core operation according to the second voltage; and S106, adjusting the overclocking frequency of the single-core processor according to the voltage drop value.
In a specific embodiment, the method can implement the following functions by adding corresponding control logic inside an IC (integrated circuit) and cooperating with an external test tool (this mainly depends on the external tool to test it):
testing the highest frequency of single-core and multi-core operation under the same voltage, for example, the highest frequency of CPU multi-core simultaneous operation is 1.6Ghz, namely a first frequency; the required voltage is V1, the first voltage. The voltage value V2, namely the second voltage, is tested when the voltage is at the highest frequency of the simultaneous operation of all the processors when the voltage is at V1 and the highest frequency of the operation of a single processor, and the second voltage is calculated in many ways and can be simply calculated by multiplying the current difference (Idrop) by the impedance of the circuit; and then calculating the voltage drop difference (Vdrop) from a power supply to a chip internal processor module when a plurality of processors and a single processor run as V1-V2, testing the power supply text wave and collapse parameter value difference Vp when the plurality of processors and the single processor run, and estimating that the highest frequency of the single processor running when the voltage is V1 is the over-frequency (1.8Ghz) according to the Vdrop and the Vp, wherein the higher the frequency of the chip running, the greater the number of the processors and the greater the difference between the over-frequency and the highest frequency. Then, the over-frequency is adjusted according to the calculated voltage drop, so that the CPU can improve the calculation performance under the condition of single-core operation.
In some embodiments, when Vdrop is 40mV, the voltage drop will be reduced by 40mV when the single core processor is operating); when the Vp value is 50mV, the power supply text wave or power supply collapse can be reduced by 50mV when the single-core processor operates; thus, when the single-core processor operates, the requirement of the system on the power supply voltage is reduced by (Vdrop + Vp) about 90mV, and the 90mV can be used for improving the operating frequency of the single-core processor.
In summary, the calculation potential of the single-core processor relative to the multi-core processor, namely the overclocking capability can be estimated by testing the highest frequency (first frequency) and the corresponding voltage (first voltage) when the multi-core processor operates at the same time and finding out the second voltage when the single-core processor operates at the first frequency, the overclocking capability and the voltage drop of the second voltage relative to the first voltage are in a corresponding relation, and the processing capability of the CPU in the single-core operation state is remarkably improved by adjusting the single-core working frequency of the single-core processor.
Further optimizing, and further comprising the steps of monitoring the running conditions of other processors when the single-core processor runs in an overclocking mode, freezing a trigger command of control logic on the chip when detecting that the other processors are triggered to a running state, and switching the running frequency from an overclocking frequency to a first frequency;
in a specific embodiment, when the single-core processor performs the overclocking processing, if the system detects that any other processor is to be triggered to be in the running state, the processing from the triggering processor to the running state is frozen, the overclocking frequency of the single-core processor is firstly reduced to the first frequency so as to realize the processing of the multi-core processor, the overclocking processing of the single-core processor is converted into the co-processing of the multi-core processor, and the working mode is converted quickly and conveniently.
Further optimizing, further comprising the steps of monitoring the multi-core operation condition, and when the condition that only a single core of the system operates is detected and the operation load of the single core processor is higher than a threshold value, increasing the first frequency of the single core processor to the over-frequency;
in a specific embodiment, when the system detects that the load capacity of the single-core processor is higher than a threshold value, the control logic triggers a frequency-increasing command to enable the single-core processor to increase from a first frequency to an over-frequency, so that the processing capacity is improved on the premise of not changing external voltage and current.
Further optimization, the threshold value is 80% of the load rate.
In a specific embodiment, the optimized threshold is a load rate of 80%, and the threshold and the load rate may also be adjusted according to the corresponding processing capacity, including but not limited to 50% to 90% as applicable.
Further optimizing, when the storage medium is executed by a computer, the storage medium carries out the following steps of testing the highest frequency of the multi-core processor in simultaneous operation as a first frequency and a first voltage when the highest frequency is operated; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; adjusting the over-frequency of the single-core processor according to the voltage drop value;
in a specific embodiment, the storage medium may implement the following functions by adding corresponding control logic inside an IC (integrated circuit) in cooperation with an external test tool: testing the highest frequency of single-core and multi-core operation under the same voltage, for example, the highest frequency of CPU multi-core simultaneous operation is 1.6Ghz, namely a first frequency; the required voltage is V1, the first voltage. The voltage value V2, namely the second voltage, is tested when the voltage is at the highest frequency of the simultaneous operation of all the processors when the voltage is at V1 and the highest frequency of the operation of a single processor, and the second voltage is calculated in many ways and can be simply calculated by multiplying the current difference (Idrop) by the impedance of the circuit; and then calculating the voltage drop difference (Vdrop) from a power supply to a chip internal processor module when a plurality of processors and a single processor run as V1-V2, testing the power supply text wave and collapse parameter value difference Vp when the plurality of processors and the single processor run, and estimating that the highest frequency of the single processor running when the voltage is V1 is the over-frequency (1.8Ghz) according to the Vdrop and the Vp, wherein the higher the frequency of the chip running, the greater the number of the processors and the greater the difference between the over-frequency and the highest frequency. Then, the over-frequency is adjusted according to the calculated voltage drop, so that the CPU can improve the calculation performance under the condition of single-core operation.
In some embodiments, when Vdrop is 40mV, the voltage drop will be reduced by 40mV when the single core processor is operating); when the Vp value is 50mV, the power supply text wave or power supply collapse can be reduced by 50mV when the single-core processor operates; thus, when the single-core processor operates, the requirement of the system on the power supply voltage is reduced by (Vdrop + Vp) about 90mV, and the 90mV can be used for improving the operating frequency of the single-core processor.
In summary, the calculation potential of the single-core processor relative to the multi-core processor, namely the overclocking capability can be estimated by testing the highest frequency (first frequency) and the corresponding voltage (first voltage) when the multi-core processor operates at the same time and finding out the second voltage when the single-core processor operates at the first frequency, the overclocking capability and the voltage drop of the second voltage relative to the first voltage are in a corresponding relation, and the processing capability of the CPU in the single-core operation state is remarkably improved by adjusting the single-core working frequency of the single-core processor.
Further optimization, as shown in fig. 2, a light gray part in the drawing indicates that the processor is in a non-working state (idle), a dark part indicates that the processor is in a working state, and taking a quad-core processor as an example in the drawing, in the process of running the processor, according to different conditions of a program, the quad-core processor respectively executes different tasks, so that in an interval shown by a double vertical line in the drawing, only a single-core processor may execute tasks, and as shown in the drawing, only a cpu3 is in a 1.6GHz state. In this case, the overclocking step is only performed: when the system detects that the load capacity of the single-core processor is higher than the threshold value, the processor triggers the frequency-up operation, so that the single-core processor is increased from the first frequency to the over-frequency. The threshold value can be selected according to the requirements of technicians, and the threshold value is selected from 50% to 90%, preferably 80%. Whether frequency boosting is carried out or not is controlled through a detection threshold value, so that the single-core processor can carry out overclocking processing only when the threshold value is exceeded, and cannot carry out overclocking when the workload is not large, and the working frequency of the single-core processor can be adjusted according to different task running conditions. Thereby achieving the effect of energy saving and coping with the effect of improving the processing capacity under the high load condition.
In other embodiments, the method further comprises the following steps of monitoring the running conditions of other processors when the single-core processor runs at the overclocking frequency, freezing the processing of the trigger processor to the running state when detecting that the other processors are to be triggered to the running state, and switching the running frequency from the overclocking frequency to the first frequency; when the single-core processor performs over-frequency work, if the system detects that any one of the other processors is to be triggered into the running state, the processing of the triggering processor to the running state is frozen, and the condition that the quality of a power supply is deteriorated and the system is unstable due to the fact that the frequency is not reduced in time is prevented. And then carrying out frequency reduction operation to reduce the operating state of the single-core processor from the over-frequency to the first frequency. And then the multi-core processor is smoothly transited to a processing job state. By monitoring the running conditions of other processors, the working frequency of the single-core processor is reduced after the other processors run, the working state of the multi-core processor is converted into the working state of the multi-core processor, the phenomenon that the whole processor is overloaded to cause danger due to over-frequency is prevented, and the normal running of the processor is ensured.
According to the technical scheme, the operation potential of the single-core processor relative to the multi-core processor, namely the overclocking capability can be estimated by testing the highest frequency (first frequency) and the corresponding voltage (first voltage) when the multi-core processor operates at the same time and finding out the second voltage when the single-core processor operates at the first frequency, the overclocking capability and the voltage drop of the second voltage relative to the first voltage are in a corresponding relation, and the processing capability of the CPU in a single-core operation state is remarkably improved by adjusting the single-core working frequency of the single-core processor.
The present invention also provides a computer-readable storage medium for evaluation adjustment of a multi-core processor, storing a computer program which, when executed by a computer, performs the steps of testing a highest frequency of simultaneous operation of the multi-core processor as a first frequency and a first voltage at the time of operating the highest frequency; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; and adjusting the overclocking frequency of the single-core processor according to the voltage drop value.
In a further embodiment, the program, when executed by a computer, performs the following steps of monitoring the operating conditions of other processors when the single-core processor is in the overclocking operation, freezing a trigger command of the on-chip control logic when detecting that the other processors are triggered to the operating state, and switching the operating frequency from the overclocking frequency to the first frequency.
In a specific embodiment, the program performs the following steps when executed by a computer, the running condition of the running of the single-core processor is monitored, and when the running load of the single-core processor is detected to be higher than a threshold value, the single-core processor is increased from the first frequency to the overclocking frequency. Optionally, the threshold is a load factor of 80%.
It should be noted that, although the above embodiments have been described herein, the invention is not limited thereto. Therefore, based on the innovative concepts of the present invention, the technical solutions of the present invention can be directly or indirectly applied to other related technical fields by making changes and modifications to the embodiments described herein, or by using equivalent structures or equivalent processes performed in the content of the present specification and the attached drawings, which are included in the scope of the present invention.
Claims (7)
1. The method for evaluating and adjusting the multi-core processor is characterized by comprising the following steps of testing the highest frequency of the multi-core processor in simultaneous operation as a first frequency and a first voltage when the highest frequency is operated; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; and adjusting the overclocking frequency of the single-core processor according to the voltage drop value, the power supply text wave and the collapse parameter value difference value when the plurality of processors and the single processor run, monitoring the running conditions of other processors when the single-core processor operates in an overclocking mode, freezing the processing of triggering the processors to the running state when detecting that the other processors are to be triggered to the running state, firstly switching the running frequency from the overclocking frequency to the first frequency, and then triggering the other processors to the running state.
2. The method for evaluating and adjusting a multi-core processor according to claim 1, further comprising the step of monitoring the multi-core operation condition, and when it is detected that only a single core of the system is operated and the operation load of the single core processor is higher than a threshold value, increasing the frequency of the single core processor from the first frequency to the over-frequency.
3. The multicore processor evaluation adjustment method of claim 2, wherein the threshold is a load factor of 80%.
4. A computer-readable storage medium for evaluation adjustment of a multi-core processor, characterized in that a computer program is stored which, when executed by a computer, performs the steps of testing a highest frequency of simultaneous operation of the multi-core processor as a first frequency and a first voltage at which the highest frequency is operated; testing a second voltage required by a certain single-core processor in the operation of the first frequency, and calculating the voltage drop of the voltage relative to the first voltage in the operation of the single core according to the second voltage; and adjusting the overclocking frequency of the single-core processor according to the voltage drop value, the power supply text wave and the collapse parameter value difference value when the plurality of processors and the single processor run, monitoring the running conditions of other processors when the single-core processor operates in an overclocking mode, freezing the processing of the triggering processor to the running state when detecting that the other processors are to be triggered to the running state, firstly switching the running frequency from the overclocking frequency to the first frequency, and then triggering the other processors to the running state.
5. The computer-readable storage medium for multicore processor evaluation adjustment of claim 4, wherein the program, when executed by the computer, performs the steps of monitoring multicore operation, and when it is detected that the system only operates with a single core and the operation load of the single core processor is higher than a threshold value, increasing the frequency of the single core processor from the first frequency to the overclocking frequency.
6. The computer-readable storage medium for multicore processor evaluation adjustment of claim 5, wherein the threshold is a load rate of 80%.
7. A computer for multicore processor evaluation adjustment, characterized in that, comprises the storage medium of any one of claims 4-6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710915219.8A CN107621984B (en) | 2017-09-30 | 2017-09-30 | Multi-core processor evaluation adjustment method, storage medium and computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710915219.8A CN107621984B (en) | 2017-09-30 | 2017-09-30 | Multi-core processor evaluation adjustment method, storage medium and computer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107621984A CN107621984A (en) | 2018-01-23 |
| CN107621984B true CN107621984B (en) | 2020-06-19 |
Family
ID=61091620
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710915219.8A Active CN107621984B (en) | 2017-09-30 | 2017-09-30 | Multi-core processor evaluation adjustment method, storage medium and computer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107621984B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105829991A (en) * | 2014-09-17 | 2016-08-03 | 联发科技股份有限公司 | Dynamic Frequency Scaling In Multi-Processor Systems |
| CN105867586A (en) * | 2016-03-24 | 2016-08-17 | 联想(北京)有限公司 | A control method and an electronic apparatus |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8566836B2 (en) * | 2009-11-13 | 2013-10-22 | Freescale Semiconductor, Inc. | Multi-core system on chip |
| US8793515B2 (en) * | 2011-06-27 | 2014-07-29 | Intel Corporation | Increasing power efficiency of turbo mode operation in a processor |
-
2017
- 2017-09-30 CN CN201710915219.8A patent/CN107621984B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105829991A (en) * | 2014-09-17 | 2016-08-03 | 联发科技股份有限公司 | Dynamic Frequency Scaling In Multi-Processor Systems |
| CN105867586A (en) * | 2016-03-24 | 2016-08-17 | 联想(北京)有限公司 | A control method and an electronic apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107621984A (en) | 2018-01-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7840823B2 (en) | Processor system for varying clock frequency and voltage in response to a comparison of instruction execution rate to a reference value | |
| US20140089699A1 (en) | Power management system and method for a processor | |
| US9285855B2 (en) | Predicting future power level states for processor cores | |
| US9990024B2 (en) | Circuits and methods providing voltage adjustment as processor cores become active based on an observed number of ring oscillator clock ticks | |
| US10031573B2 (en) | Energy efficiency strategy for interrupt handling in a multi-cluster system | |
| US9157959B2 (en) | Semiconductor device | |
| CN102385435A (en) | Electronic device having operation mode dynamic adjusting mechanism and method of the same | |
| US20210288835A1 (en) | Dormancy controlling method for on board computing platform, device and readable storage medium | |
| TW201333679A (en) | Method, apparatus, and system for energy efficiency and energy conservation including non frame aware frequency selection | |
| US10884483B2 (en) | Autonomous C-state algorithm and computational engine alignment for improved processor power efficiency | |
| CN107506279A (en) | The Properties Control method and device of FPGA device | |
| US20190146567A1 (en) | Processor throttling based on accumulated combined current measurements | |
| CN104380221A (en) | Joint optimization of processor frequencies and system sleep states | |
| CN110399034A (en) | A kind of power consumption optimization method and terminal of SoC system | |
| CN102109819B (en) | SOC power load self-adaptive control method | |
| CN107621984B (en) | Multi-core processor evaluation adjustment method, storage medium and computer | |
| CN109143095B (en) | A method of improving electrical measurement accuracy | |
| CN107611047B (en) | Wafer detection method | |
| TWI517033B (en) | Conversion method for reducing power consumption and computing apparatus using the same | |
| WO2017198112A1 (en) | Frequency switching method and apparatus, and computer readable storage medium | |
| CN102467220A (en) | Computer system and power management method for same | |
| CN115021301B (en) | Energy storage system charge and discharge control method, device, equipment and storage medium | |
| EP3879664A1 (en) | Photovoltaic electric appliance system and voltage protection value control method and apparatus thereof | |
| CN107202958B (en) | Method and apparatus for testing condition of battery | |
| CN103793041A (en) | Power management method and device of multi-core symmetrical multi-processing-system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350003 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee after: Ruixin Microelectronics Co., Ltd Address before: 350003 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee before: Fuzhou Rockchips Electronics Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |