CN107329864B - Automatic positioning method for signal fault of processor - Google Patents
Automatic positioning method for signal fault of processor Download PDFInfo
- Publication number
- CN107329864B CN107329864B CN201710509329.4A CN201710509329A CN107329864B CN 107329864 B CN107329864 B CN 107329864B CN 201710509329 A CN201710509329 A CN 201710509329A CN 107329864 B CN107329864 B CN 107329864B
- Authority
- CN
- China
- Prior art keywords
- data
- area
- fault
- sharc
- comparison
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
- G06F11/2242—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors in multi-processor systems, e.g. one processor becoming the test master
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2268—Logging of test results
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a method for automatically positioning a signal fault of a processor, belonging to the technical field of signal processing. The method comprises the following steps: step one, converting and importing original data; storing the detection result of the APEX DOS window into a text format of txt as an original data source, splitting and arranging an integer part and a decimal part of original detection data by using a VBA writing program, and importing the split and arranged integer part and decimal part into a data import area in an array form of 64 rows and 12 columns; step two, using the correct data area, the data lead-in area and the data comparison area to perform automatic data comparison operation and store the comparison result; analyzing and judging the fault by using a nested four-layer IF function of the table to obtain the number of the missing SHARC; step four, solving a judgment value; step five, calculating a fault SHARC number; the method can quickly, automatically and accurately position the fault point of the signal processing part of the airborne radar processor, greatly improve the troubleshooting efficiency, greatly improve the fault positioning accuracy and save a large amount of labor and time cost.
Description
Technical Field
The invention belongs to the technical field of signal processing, and particularly relates to a method for automatically positioning a signal fault of a processor.
Background
The signal processing part of a processor is a DSP array composed of SHARC chips of 63 blocks ADSP21060 CZ-160. Because the number of DSP chips used by the processor is large, and the pins are thin and dense, the problems of short circuit and insufficient soldering are easy to occur, and the communication faults between the DSPs account for about seventy percent of various faults of the processor. In the face of such high failure rate, debugging troubleshooting personnel lack analysis tools and means for efficient and rapid troubleshooting positioning.
The existing positioning method is to operate APEX software and then combine manual analysis positioning, but the APEX software can not accurately report fault points in many times, and a large amount of manual work is needed to analyze specific faults in many times.
1) The processor is of a topological DSP link structure, when a DSP chip cannot be detected due to a fault of a certain DSP chip in traditional APEX software, a large number of subsequent DSP chips cannot be detected, and a later-stage DSP chip can forward complement the detection serial number of a previous-stage DSP chip to cause disorder of a detection result, so that personnel cannot accurately judge where a specific fault point of the DSP chip is.
2) When APEX software is used, fault points can not be reported accurately, and a large amount of manual work is needed to analyze specific faults. Because the topological DSP link structure is very complex and the circuit connection relations are many, general debugging personnel have great difficulty in analyzing and positioning faults, often the fault positioning is carried out by guessing and then replacing modules one by one to try, the troubleshooting efficiency is low, and time and labor are wasted.
Disclosure of Invention
The purpose of the invention is as follows: in order to solve the problems, the invention provides an automatic processor signal fault positioning method, which solves the problems that the existing troubleshooting method cannot accurately position a DSP fault point and needs to consume a large amount of labor, can quickly and automatically and accurately position the fault point of a signal processing part of an airborne radar processor, can greatly improve troubleshooting efficiency, greatly improve fault positioning accuracy and save a large amount of labor and time cost.
The technical scheme of the invention is as follows: a method for automatically positioning a signal fault of a processor is characterized by comprising the following steps:
step one, converting and importing original data;
a) storing the detection result of the APEX DOS window into a text format of txt as an original data source;
b) splitting and arranging an integer part and a decimal part of original detection data by utilizing a VBA writing program, and leading the split and arranged original detection data into a data lead-in area in an array form of 64 rows and 12 columns;
step two, using the correct data area, the data lead-in area and the data comparison area to perform automatic data comparison operation and store the comparison result;
if the data in the data lead-in area is 0, the connection relation between the SHARC is proved to be missing, and no comparison calculation is carried out;
if the data in the data lead-in area is not 0, subtracting the data in the data lead-in area from the data corresponding to the correct data area to obtain a comparison result between the correct detection result and the SHARC number of the error detection result and between the LINK port numbers, and storing the comparison result in the data comparison area;
analyzing and judging the fault by using a nested four-layer IF function of the table to obtain the number of the missing SHARC;
nesting four layers of IF functions:
AN3＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,63,
IF(O66+P66+Q66+R66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,
IF(Y4＝0,2,IF(X65＝5,1,MAX(AA4:AL4)))))
ANn+1＝ANnwherein n is an integer of 3,4,5,6 … … 65;
step four, solving a judgment value;
AMn+1＝IF(On+1+Pn+1+Qn+1+Rn+1+Sn+1+Tn+1+Un+1+Vn+1+Wn+1+Xn+1+Yn+1+Zn+1＝0,0,IF(COUNTIF(AAn+1:ALn+1,ANn)+COUNTIF(AAn+1:ALn+1,0)＝12,1,0))
wherein n is an integer of 3,4,5,6 … … 65;
step five, calculating a fault SHARC number;
AQ3＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,1,IF(O66+P66+Q66+R66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,IF(Y4＝0,62,IF(X65＝5,63,SUM(AM3:AM66)+1))))
the technical scheme of the invention has the beneficial effects that: the automatic positioning method for the signal fault of the processor can quickly, automatically and accurately position the fault point of the signal processing part of the airborne radar processor, greatly improve the troubleshooting efficiency, greatly improve the fault positioning accuracy and save a large amount of labor and time cost.
Drawings
FIG. 1 is a flow chart of a preferred embodiment of a method for automatically locating a processor signal fault according to the present invention;
fig. 2 is a schematic software operation diagram of a preferred embodiment of a method for automatically locating a signal fault of a processor according to the present invention.
Detailed Description
In order to make the implementation objects, technical solutions and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be described in more detail below with reference to the accompanying drawings in the embodiments of the present invention. In the drawings, the same or similar reference numerals denote the same or similar elements or elements having the same or similar functions throughout. The described embodiments are only some, but not all embodiments of the invention. The embodiments described below with reference to the drawings are illustrative and intended to be illustrative of the invention and are not to be construed as limiting the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention. Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
In the description of the present invention, it is to be understood that the terms "center", "longitudinal", "lateral", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", etc., indicate orientations or positional relationships based on those shown in the drawings, and are used merely for convenience in describing the present invention and for simplifying the description, but do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be construed as limiting the scope of the present invention.
The following detailed description of the embodiments of the present invention is made with reference to the accompanying drawings, referring to fig. 1 to 2;
the invention relates to a processor signal fault automatic positioning method, wherein SHARC number and LINK number confusion caused by position progression of SHARC behind a fault SAHRC is the biggest obstacle for signal fault analysis, and in order to solve the problem, faults are firstly classified:
in the first case: the LINK4 port of the shrrc No. 1 fails to communicate with the LINK4 port of the shrrc No. 0 in the estoril board, and since the shrrc No. 1 is the first shrrc, all subsequent loads of the shrrc must start from the shrrc No. 1, all subsequent loads of the shrrc cannot communicate normally, and all subsequent loads of the shrrc are lost. Since no SHARC is detected, there is no shift problem of the SHARC number and the LINK number.
In the second case: all the arcs can communicate normally, 63 arcs are detected, that is, no fault exists, so that the problem of shifting the arc number and the LINK number does not exist.
In the third case: LINK4 port for arc62 fails to communicate with LINK5 port for arc1, and arc62 and the subsequent arc 63 will both be missing. But since they are the last two arc of the entire LINK, only the last two arc will be missing, there will be no position progression of the subsequent connection arc, and no shift of the arc number and LINK number will be caused.
In a fourth case: the LINK4 port of the last arc 63 # arc of the LINK fails to communicate with the LINK0 port of 62 # arc, no 63 # arc is missing, and no shift of any arc number and LINK number is caused because there is no arc behind and no position progression of the subsequent connection arc.
The last case is also the most common, complex and important case to be solved, namely, the LINK4 port of any one of the shards between the shards No. 2 to 61 fails to communicate with the upper shard. It may cause a series of arcs on the same subsequent primary LINK to fail to communicate, resulting in a miss, and then arcs found on other primary LINKs may be forwarded to the location of the failed arc, resulting in confusion of shifting of the arc number and the LINK number. This confusion appears to be a hash, but careful study can find that there is a certain regularity, with the connections before the failed arc number being distinct from the connections after the failed and missing arc numbers.
The SHARC preceding the failed SHARC number is not itself shifted, and if the SHARC preceding the failed SHARC number is correspondingly connected to the SHARC preceding the failed SHARC number, both the SHARC number and the LINK port number remain unchanged because there is no progressive shift. If the SHARC preceding the failed SHARC number corresponds to the connection exactly the failed SHARC and other failed SHARC with the missing connection, the SHARC number and LINK port number will no longer be displayed due to the lack of the SHARC. If the arc preceding the failed arc number corresponds to the arc following the failed and missing arc number, the arc number is changed since the arc following the failed and missing arc number has been shifted in progression by an amount equal to the total number of missing arc, but the LINK port number remains unchanged.
The shard after the failed and missing shard number has shifted to the original failed and missing shard, so that the shard number and the LINK port number correspondingly connected in the same row are compared, and no law can be followed regardless of the shard number and the LINK port number.
According to the different characteristic rules of the five fault modes, the automatic positioning method for the signal fault of the processor is obtained, and comprises the following steps:
1) converting and importing the original data;
the detection result of the DOS window of the APEX software is stored into a text format of txt as an original data source, and the import and conversion work of the original data is automatically completed by using a VBA (visual Basic For application) writing program.
Clicking a starting analysis button of the troubleshooting analysis software at the comprehensive processing machine, popping up an import text file dialog box, and selecting a data source to be imported for importing. In order to facilitate analysis and comparison of subsequent data, a certain automatic conversion processing is carried out on original detection data, and the integral part and the decimal part of the original detection data are automatically split and rearranged by utilizing troubleshooting analysis software at a comprehensive processing machine and are finally stored into a data lead-in area with 64 rows and 12 columns.
2) Carrying out automatic data comparison operation by utilizing the correct data area, the data lead-in area and the data comparison area and storing a comparison result;
if the data in the lead-in area is 0, indicating that the inter-SHARC link is missing here, no comparison calculation is performed. If the data in the lead-in area is not 0, subtracting the data in the lead-in area from the data corresponding to the correct data area to obtain a comparison result between the correct detection result and the SHARC number of the error detection result and between the LINK port numbers, and storing the comparison result in the data comparison area; the algorithm is as follows:
AA3＝IF(O3＝0,0,B3-O3),AA4IF (O4 ═ 0,0, B4-O4) … … and so on.
3) Analyzing and judging the fault by using a nested four-layer IF function of the table to obtain the number of missing SHARC;
the fault is divided into five types of conditions, a plurality of key points are found to be used as judgment indexes, four layers of IF functions are nested in the key points to be used for judgment, and the number of missing SHARC is obtained, wherein the specific algorithm is as follows:
AN3＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,63,IF(O66+P66+Q66+R66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,IF(Y4＝0,2,IF(X65＝5,1,MAX(AA4:AL4)))))
AN4＝AN3
AN5＝AN4
……
the 1 st condition is: IF (O4+ P4+ Q4+ R4+ S4+ T4+ U4+ V4+ W4+ X4+ Y4+ Z4 ═ 0, 63, that is, the 1 st shrrc fault, all the following shrrc faults will be missing, indicating that the number of missing shrrc is 63.
The second condition is:
IF (O66+ P66+ Q66+ R66+ S66+ T66+ U66+ V66+ W66+ X66+ Y66+ Z66>0, 0, indicating that when shrrc No. 63 exists, all shrrc can be detected, and the number of missing shrrc is 0, i.e. there is no fault.
The 3 rd condition is IF (Y4 ═ 0,2, representing that LINK5 port of shrrc 1 and LINK4 port of shrrc 62 failed in connection, i.e. No. 62 shrrc was found, then it shows that 2 were missing.
The 4 th condition is IF (X65 ═ 5,1, i.e. when LINK4 of # 62 shrrc is normally connected to LINK5 of # 1 shrrc, then # 62 shrrc must be normal, but the first condition is not satisfied, then # 63 and # 1 shrrc must be lost, and the result shows that the number of missing shrrc is 1.
If neither of these conditions is met, i.e., missing between SHARC # 1 and SHARC # 62, the MAX (AA) function is called4:AL4) Using missing SHARC guidesAnd (4) solving the maximum value of the difference value of the SHARC sequence numbers of the 4 th line according to the progressive characteristic of the sequence numbers, and calculating the number of the missing SHARC.
4) Obtaining a judgment value;
the algorithm is as follows:
AM4＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,0,IF(COUNTIF(AA4:AL4,AN3)+COUNTIF(AA4:AL4,0)＝12,1,0))
AM5＝IF(O5+P5+Q5+R5+S5+T5+U5+V5+W5+X5+Y5+Z5＝0,0,IF(COUNTIF(AA5:AL5,AN4)+COUNTIF(AA5:AL5,0)＝12,1,0))
……
by analogy with that
If the data of a row in the lead-in area are all 0, which means that no shrarc has been detected here, the value 0 is judged and no calculation is performed. If the comparison result of the values of one row of the comparison area is only AN3(AN3Number of missing SHARC) or 0, indicating that it has the characteristics of an SHARC preceding a failed SHARC: or the SHARC number and the LINK port number are not changed, and the comparison result is 0; or the SHARC number is missing and the comparison result is 0; or the LINK port number is not changed, but the corresponding SHARC number is uniformly shifted by AN3Bit, comparison result is AN3. If the judgment value meets the above condition, the value is 1, otherwise, the value is 0. An arc with a decision value of 1 is the arc before the failed arc, an arc with a decision value of 0 is the arc after the failed and missing arc, and a decision value is provided for later calculation of the failed arc number.
5) Calculates the fault SHARC number
AQ3＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,1,IF(O66+P66+Q66+R66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,IF(Y4＝0,62,IF(X65＝5,63,SUM(AM3:AM66)+1))))
1 st conditional function:
IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,1，
representing the 1 st SHARC fault, the SHARC number of the fault is 1.
The 2 nd conditional function:
IF(O66+P66+Q66+R66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,
representing that all arc was detected without failure. Indicating a failure shrac number of 0.
The 3 rd conditional function:
IF(Y4＝0,62，
the LINK5 port representing the shrrc 1 is connected to the LINK4 port of the shrrc 62 with a failure, i.e. No. 62 shrrc is detected, then the failed shrrc number is 62.
4 th conditional function:
IF(X65＝5,63,SUM(AM3:AM66)+1),
in the case where LINK4 representing shrrc No. 62 is normally connected to LINK5 port of shrrc No. 1, then shrrc No. 62 must be normal and the failed shrrc No. 63.
If none of the above conditions are met, SUM (AM)3:AM66) +1, the just determined values are summed. Since the row before the failed arc number has a 1 decision value and the row after the failed and missing arc numbers has a 0 decision value, the decision values are added up to the inherent arc1 of the ESTOIL board, whose value is the bit number of the failed arc.
And a fault SHARC number is displayed in a software window, so that maintenance and debugging personnel can conveniently check the fault SHARC number. After the failure analysis is completed, the next analysis can be continued, and the user can exit by pressing an exit program button.
The method for automatically positioning the signal fault of the processor can quickly, automatically and accurately position the fault point of the signal processing part of the airborne radar processor, can greatly improve troubleshooting efficiency and fault positioning accuracy, is simple and convenient to operate, is very accurate in fault positioning, is not only suitable for debugging and troubleshooting personnel of a common processor to perform information fault positioning, but also can be used by other personnel without any technical basis of the processor, and can be provided for field ground service personnel to perform fault troubleshooting on the processor.
Finally, it should be pointed out that: the above examples are only for illustrating the technical solutions of the present invention, and are not limited thereto. Although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Claims (1)
1. A method for automatically positioning a signal fault of a processor is characterized by comprising the following steps:
step one, converting and importing original data;
a) storing the detection result of the APEX DOS window into a text format of txt as an original data source;
b) splitting and arranging an integer part and a decimal part of original detection data by utilizing a VBA writing program, and leading the split and arranged original detection data into a data lead-in area in an array form of 64 rows and 12 columns;
step two, using the correct data area, the data lead-in area and the data comparison area to perform automatic data comparison operation and store the comparison result;
if the data in the data lead-in area is 0, the connection relation between the SHARC is proved to be missing, and no comparison calculation is carried out;
if the data in the data lead-in area is not 0, subtracting the data in the data lead-in area from the data corresponding to the correct data area to obtain a comparison result between the correct detection result and the SHARC number of the error detection result and between the LINK port numbers, and storing the comparison result in the data comparison area;
analyzing and judging the fault by using a nested four-layer IF function of the table to obtain the number of the missing SHARC;
nesting four layers of IF functions:
AN3＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,63,
IF(O66+P66+Q66+R66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,
IF(Y4＝0,2,IF(X65＝5,1,MAX(AA4:AL4)))))
ANn+1＝ANnwherein n is an integer of 3,4,5,6 … … 65;
step four, solving a judgment value;
AMn+1＝IF(On+1+Pn+1+Qn+1+Rn+1+Sn+1+Tn+1+Un+1+Vn+1+Wn+1+Xn+1+Yn+1+Zn+1＝0,0,IF(COUNTIF(AAn+1:ALn+1,ANn)+COUNTIF(AAn+1:ALn+1,0)＝12,1,0))
wherein n is an integer of 3,4,5,6 … … 65;
step five, calculating a fault SHARC number;
AQ3＝IF(O4+P4+Q4+R4+S4+T4+U4+V4+W4+X4+Y4+Z4＝0,1,IF(O66+P66+Q66+R 66+S66+T66+U66+V66+W66+X66+Y66+Z66>0,0,IF(Y4＝0,62,IF(X65＝5,63,SUM(AM3:AM66)+1))))。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710509329.4A CN107329864B (en) | 2017-06-28 | 2017-06-28 | Automatic positioning method for signal fault of processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710509329.4A CN107329864B (en) | 2017-06-28 | 2017-06-28 | Automatic positioning method for signal fault of processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107329864A CN107329864A (en) | 2017-11-07 |
| CN107329864B true CN107329864B (en) | 2020-09-11 |
Family
ID=60197769
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710509329.4A Active CN107329864B (en) | 2017-06-28 | 2017-06-28 | Automatic positioning method for signal fault of processor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107329864B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2293469A (en) * | 1994-09-22 | 1996-03-27 | Secr Defence | Error detection in arithmetic circuit. |
| CN101877075A (en) * | 2009-10-29 | 2010-11-03 | 北京航空航天大学 | Fault diagnosis knowledge acquiring system |
| CN106680666A (en) * | 2016-11-30 | 2017-05-17 | 国网江苏省电力公司泰州市姜堰区供电公司 | Power transmission and transformation intelligent fault monitoring method |
-
2017
- 2017-06-28 CN CN201710509329.4A patent/CN107329864B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2293469A (en) * | 1994-09-22 | 1996-03-27 | Secr Defence | Error detection in arithmetic circuit. |
| CN101877075A (en) * | 2009-10-29 | 2010-11-03 | 北京航空航天大学 | Fault diagnosis knowledge acquiring system |
| CN106680666A (en) * | 2016-11-30 | 2017-05-17 | 国网江苏省电力公司泰州市姜堰区供电公司 | Power transmission and transformation intelligent fault monitoring method |
Non-Patent Citations (2)
| Title |
|---|
| DSPTune: A Performance Evaluation Toolset for the SHARC Signal Processor;Suleyman Sair 等;《Proceedings 33rd Annual Simulation Symposium》;20020806;正文第1-7页 * |
| TigerSHARC多处理器阵列的诊断工具软件;张象羽;《测控技术》;20051231;第24卷(第12期);第50-52页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107329864A (en) | 2017-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105072191A (en) | Method for determining target communication channel and server | |
| CN107479504A (en) | A kind of method of digital control processing Automatic feature recognition and path planning | |
| CN104572999A (en) | Heterogeneous data based detecting method and device for fault data | |
| CN104657481A (en) | Data storage method and device and data query method and device | |
| CN107329864B (en) | Automatic positioning method for signal fault of processor | |
| CN104869044A (en) | Mapping method and mapping device for virtual network | |
| US10693754B2 (en) | Method and apparatus for determining resource indicator | |
| CN109947173B (en) | Maximum clock deviation calculation method and calculation system | |
| CN104866678A (en) | FPGA timing constraint layout method | |
| CN105184373A (en) | Bayesian network structure learning method and system and reliability model construction method | |
| CN105404608A (en) | Formula analysis based complicated index set calculation method and system | |
| CN104504029B (en) | Data convert information processing method and device | |
| CN104899364B (en) | A kind of standard block system of selection for organs weight | |
| CN111600384B (en) | Method and system for generating and checking fixed value of distribution network strategy switch ring network diagram | |
| ATE406015T1 (en) | METHOD AND DEVICE FOR CONSTRUCTING A DATA NETWORK | |
| CN111884927B (en) | Link overhead obtaining method and device based on ospf link database | |
| CN109710476B (en) | System interface robustness testing method and device | |
| CN105653599A (en) | Data acquisition method and device | |
| CN106844193B (en) | A kind of Systematic Method of embedded module cross-beta | |
| CN110471902A (en) | It carries out closing target data processing method and device based on metadata schema | |
| CN106599267B (en) | Method and device for deleting data | |
| CN104184632A (en) | Method for analyzing performance of communication protocol router | |
| CN106096784A (en) | A kind of multi-path planning method based on hornet algorithm | |
| CN109449926B (en) | Connected piece identification method based on incidence matrix compression and branch pointer vector updating | |
| CN105528473B (en) | The connectivity checks method of aircraft template laser cutting programming figure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |