CN107193767A - A kind of double controller storage system caches the data transmission system of mirror image - Google Patents
A kind of double controller storage system caches the data transmission system of mirror image Download PDFInfo
- Publication number
- CN107193767A CN107193767A CN201710376287.1A CN201710376287A CN107193767A CN 107193767 A CN107193767 A CN 107193767A CN 201710376287 A CN201710376287 A CN 201710376287A CN 107193767 A CN107193767 A CN 107193767A
- Authority
- CN
- China
- Prior art keywords
- dma channel
- data
- layer
- dma
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/287—Multiplexed DMA
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Abstract
The invention discloses the data transmission system that a kind of double controller storage system caches mirror image, wherein, including：First controller and second controller；First controller includes：First DMA channel interface layer, the first DMA channel driving layer and the first hardware layer；First DMA channel interface layer includes multiple first DMA channel interfaces, and the first DMA channel driving layer includes multiple first DMA channel drive divisions, and the first hardware layer includes multiple first DMA channel engines and the first PCIe non-transparent bridges；First DMA channel includes the first DMA channel engine, the first DMA channel drive division and the first DMA channel interface being connected with each other.The system of the data transmission system of the double controller storage system caching mirror image of the present invention, to select the minimum DMA communication links of the load of data transfer, there is provided data transmission efficiency.
Description
Technical field
The present invention relates to a kind of technology of data transfer between the controllers, system is stored more particularly, to a kind of dual controller
The data transmission system of system caching mirror image.
Background technology
Based on the consideration to availability, reliability, current state's internal memory devices manufacturer is when designing and realizing storage system
It is increasing to use dual controller framework.The sharpest edges of the framework are when one of controller is as server, that is, to lead
When server provides service, the mirror back-up server using another controller as this master server.Therefore, when it
In a controller machine of delaying etc. occur abnormal, another controller can horse back taking over fault controller, continue to provide user
Service, and then ensure the integrality of data and the continuity of service.
Caching mirror image (Cache Mirroring) is that a kind of Cache generally used in double controller storage system is protected
Shield technology, it is loss of data phenomenon when being broken down for storage system in issuable caching and the solution party that formulates
Case.The whole realization mode of caching mirror image is, when a controller carries out write operation, not write data only in local cache,
This partial data is sent in opposite terminal controller simultaneously and sets up data image, only when opposite terminal controller completes data image simultaneously
When notifying that local controller data mirror image has been completed, this time data write-in of local controller, which is just calculated, to be completed.This requires two
There is one between controller efficiently, reliably to connect, it is necessary to a kind of stabilization, the communication system of high speed and method.At this moment it is general
Communication system and method be all based on establishing the link and send number by socket between TCP/IP networks, two controllers greatly
According to, realize local controller caching opposite terminal controller mirror image between data backup.But under some application environments, such as
Video storage application environment (sequential write is relatively more), substantial amounts of data are needed between local controller caching and opposite end data image
Backup communication, is limited to the TCP/IP network bandwidths, caches the efficiency of the data transfer of mirror image and can be greatly affected.
The content of the invention
It is an object of the invention to provide the data transmission system that a kind of double controller storage system caches mirror image, to solve
The problem of DMA communication link efficiency of data transfer is low.
A kind of double controller storage system of the present invention caches the data transmission system of mirror image, wherein, including：First controller
And second controller；First controller includes：First DMA channel interface layer, the first DMA channel driving layer and the first hardware
Layer；First DMA channel interface layer includes multiple first DMA channel interfaces, and the first DMA channel driving layer includes multiple first
DMA channel drive division, the first hardware layer includes multiple first DMA channel engines and the first PCIe non-transparent bridges；First DMA channel
The first DMA channel engine, the first DMA channel drive division and the first DMA channel interface including interconnection；First controller
The first data routing layer reception system inside request of data, and according to each current the first DMA channel data transfer load
Situation, will ask distribution data transfer load most light first DMA channel interface into the first DMA channel interface layer；First number
The request of data from the layer transmission of the first DMA channel interface is received according to routing layer, and is sent to internal system, to perform corresponding number
According to request transmission；Multiple first DMA channel interfaces and the first DMA channel of first DMA channel interface layer drive layer each the
One DMA channel drive division correspondence is connected, and each the first DMA channel engine drives corresponding first DMA in layer with the first DMA channel
Channels drive portion is connected, and the first PCIe non-transparent bridges are connected with second controller；First DMA channel interface layer receives the first data
The request of data that routing layer is sent, and change data format of this request of data for compatible corresponding first DMA channel, to be sent to the
The first DMA channel drive division being connected in one DMA channel driving layer with the first DMA channel interface of selection；First DMA channel connects
Mouth layer receives the request of data transmitted from corresponding first DMA channel drive division, and extracts valid data therein, is sent to first
Data routing layer；First data routing layer obtains each the first DMA channel load, selects most light corresponding first DMA of load
Passage.
An embodiment of the system of the data transmission system of mirror image is cached according to the double controller storage system of the present invention, its
In, second controller includes：Second DMA channel interface layer, the second DMA channel driving layer and the second hardware layer；2nd DMA leads to
Pipeline joint layer includes multiple second DMA channel interfaces, and the second DMA channel driving layer includes multiple second DMA channel drive divisions,
Second hardware layer includes multiple second DMA channel engines and the 2nd PCIe non-transparent bridges；Second DMA channel includes what is be connected with each other
Second DMA channel engine, the second DMA channel drive division and the second DMA channel interface；The second data route of second controller
Request of data inside layer reception system, and according to each current the second DMA channel data transfer load situation, request is distributed
Data transfer load most light the second DMA channel interface into the second DMA channel interface layer；Second data routing layer is received and come from
The request of data of second DMA channel interface layer transmission, and internal system is sent to, transmitted with performing corresponding request of data；Second
Multiple second DMA channel interfaces and the second DMA channel of DMA channel interface layer drive each the second DMA channel drive division of layer
Correspondence connection, each the second DMA channel engine drives the corresponding second DMA channel drive division in layer to connect with the second DMA channel,
2nd PCIe non-transparent bridges are connected with the first PCIe non-transparent bridges；Second DMA channel interface layer receives the second data routing layer hair
The request of data sent, and data format of this request of data for compatible corresponding second DMA channel is changed, led to being sent to the 2nd DMA
The second DMA channel drive division being connected in road driving layer with the second DMA channel interface of selection；Second DMA channel interface layer connects
The request of data transmitted from corresponding second DMA channel drive division is received, and extracts valid data therein, the second data road is sent to
By layer；Second data routing layer obtains each the second DMA channel load, selects most light corresponding second DMA channel of load.
An embodiment of the system of the data transmission system of mirror image is cached according to the double controller storage system of the present invention, its
In, second controller is by by the data of the first controller, by the 2nd PCIe non-transparent bridges, the second DMA channel engine, transmit to
Second DMA channel drive division of correspondence connection, the second DMA channel drive division sends request of data to the 2nd DMA of correspondence connection
Channel interface, to extract valid data therein, valid data are sent to by corresponding second DMA channel interface of second controller
Systems communications software in two controllers.
, should according to an embodiment of the system of the data transmission system of the double controller storage system of present invention caching mirror image
Load is the length of request of data queue.
An embodiment of the system of the data transmission system of mirror image is cached according to the double controller storage system of the present invention, when
The similar length of multiple first DMA channel request of data queues or it is identical when, the first data routing layer selection wherein request of data
The first minimum DMA channel of the byte number of queue is used as transmission channel；When the length of multiple second DMA channel request of data queues
When close or identical, the second data routing layer selects the first minimum DMA channel conduct of the byte number of wherein request of data queue
Transmission channel.
The system of the data transmission system of the double controller storage system caching mirror image of the present invention, to select data transfer
There is provided data transmission efficiency for the minimum DMA communication links of load.
Brief description of the drawings
Fig. 1 show the system block diagrams of the data transmission system of double controller storage system caching mirror image of the present invention；
Fig. 2 show the step flow chart of the data transmission method of double controller storage system caching mirror image of the present invention；
Wherein, description of reference numerals is as follows：
80 controller A；81 internal system communication softwares；
82 data routing layer；83 DMA channel interfaces layer；
84 DMA channels drive layer；85 hardware layers；
90 controller A；91 internal system communication softwares；
92 data routing layer；93 DMA channel interfaces layer；
94DMA channels drives layer；95 hardware layers.
Embodiment
To make the purpose of the present invention, content and advantage clearer, with reference to the accompanying drawings and examples, to the present invention's
Embodiment is described in further detail.
Fig. 1 show the system block diagrams of the data transmission system of double controller storage system caching mirror image of the present invention, ginseng
Fig. 1 is examined, the figure shows the system schematic of the data transmission system of the double controller storage system of present invention caching mirror image.Thus
Figure understands that the double controller storage system includes controller 80 and controller 90, and wherein controller 80 is distinguished with controller 90
Include data routing layer and DMA channel interface layer.
As shown in figure 1, the request of data that the reception system intercommunication software 81 of data routing layer 82 of controller 80 is sent,
And according to each current DMA channel data transfer load situation, by request distribution, into DMA channel interface layer 83, data transfer is born
Lotus most light DMA channel interface；On the other hand, data routing layer 82 receives the data from the transmission of DMA channel interface layer 83 and asked
Ask, and be sent to internal system communication software 81, transmitted with performing corresponding request of data.
As shown in figure 1, DMA channel interface layer 83 includes multiple DMA channel interfaces, and layer 84 is driven with DMA channel
Each DMA channel driving army should connect.Hardware layer 85 includes each DMA channel engine and PCIe non-transparent bridges, and each DMA leads to
Road engine drives the corresponding DMA channel drive division in layer 84 to connect with DMA channel, the hardware of PCIe non-transparent bridges and controller 80
PCIe non-transparent bridges connection in layer 95.The DMA channel driving layer 94 of controller 90, DMA channel interface layer 93, data routing layer
Annexation between 92 and internal system communication software 91 is similar to the corresponding component in controller 80, repeats no more here.
As shown in figure 1, on the one hand DMA channel interface layer 83 receives the request of data that data routing layer 82 is sent, and change
This request of data is the data format of compatible corresponding DMA channel, with the DMA channel being sent in DMA channel driving layer 84 with selection
The DMA channel drive division of interface connection；On the other hand, DMA channel interface layer 83 is received from the transmission of corresponding DMA channel drive division
Request of data, and extract valid data therein, be sent to data routing layer 82.
As shown in figure 1, data routing layer 82 obtains the length of each DMA channel request of data queue, selection length is most short
The corresponding DMA channel of request of data queue, thus selection data transfer load most light DMA channel interface is optimal to obtain
Transmission path.
When multiple DMA channel request of data queues similar length or it is identical when, data routing layer 82 then selects wherein to count
According to the minimum DMA channel of request queue total bytes as transmission channel, to realize that the load between each DMA channel is equal as far as possible
Weighing apparatus, so that the overall efficiency of lifting system.
Similarly, the number for being functionally similar to controller 80 of the data routing layer 92 of controller 90 and DMA channel interface layer 93
According to routing layer 82 and DMA channel interface layer 83.
Fig. 2 show the step flow chart of the data transmission method of double controller storage system caching mirror image of the present invention, ginseng
Fig. 2 is examined, this figure is the step flow chart of the data transmission method of double controller storage system of embodiment of the present invention caching mirror image, figure
Shown in data transfer embodiment be related to data and sent by controller A to controller B, otherwise flow is as the same.
According to the present embodiment, data transmission method of the invention comprises the following steps：
The data transfer request that step 802, reception controller A internal systems are sent；
Step 803, the length for obtaining each current DMA channel request of data queue；
DMA channel interface corresponding to step 804, selection request queue length most short DMA channel；
Step 805, the request of data is converted to the compatible data format of DMA channel interface, to send to corresponding DMA
Channels drive portion；
Step 806, then, controller A corresponding DMA channel drive division receives the request of data, is added into request team
Line up tail, take out request of data successively from request queue enemy, and control corresponding DMA channel engine to send request of data to control
Device B；
The DMA channel being connected in step 807, controller B with controller A DMA channel engine by PCIe non-transparent bridges
Engine receives request, and transmits to the DMA channel drive division of correspondence connection.
Step 808, DMA channel drive division send request of data to the DMA channel interface of correspondence connection, therein to extract
Valid data.
The system communication that valid data are sent in controller B by step 809, controller B corresponding DMA channel interface is soft
Part.
The data transmission system of double controller storage system provided by the present invention, applied to double controller storage system
The communication between caching mirror image in mirror image and controller B is cached in controller A, the data transmission system includes：Intercommunication
Module, data routing layer, DMA channel interface layer and DMA channel driving layer.Wherein, the intercommunication module is sent accordingly
The request of data of the caching mirror image in mirror image or controller B is cached in controller A, mirror is cached to transfer data in controller B
Mirror image is cached in picture or controller A；The data routing layer receives the request of data that the intercommunication module is sent, and obtains current
The request queue length of each DMA channel, the selection length most short corresponding DMA channel of request queue；DMA channel interface layer
Including multiple DMA channel interfaces, the DMA channel interface layer receive the request of data distribute to the DMA channel with selection to
DMA channel interface, and change data request is the compatible data format of DMA channel interface, is driven with sending to corresponding DMA channel
Portion；DMA channel driving layer includes multiple DMA channel drive divisions, and its corresponding DMA channel drive division receives request of data, and will
Request of data adds its request queue tail of the queue, and takes out request of data from request queue team head successively, is drawn by corresponding DMA channel
The transmission request of data is held up to cache in mirror image or controller A into controller B and cache mirror image.
Double controller storage system provided by the present invention caches the data transmission method of mirror image, is deposited applied to dual controller
The data transfer between caching mirror image in mirror image and controller B is cached in the controller A of storage system, methods described includes following step
Suddenly：The request of data that control A or controller B communication system is sent is received, each current DMA channel request of data queue is obtained
Length, the DMA channel corresponding to the most short request of data queue of selection length；It is to lead to selection DMA to change the request of data
The compatible data format of the corresponding DMA interface in road, is driven with sending to the corresponding DMA channel that the DMA channel interface is connected
Dynamic portion；The DMA drive divisions add the request of data tail of the queue of its request queue, and taking out data from request queue team head successively please
Ask, and by controlling connected correspondence DMA channel engine, to send request of data into controller B or controller A
DMA channel engine corresponding with DMA channel engine；By controller B or controller A DMA channel engine, sending data please
Ask to connected correspondence DMA channel drive division；Receive request of data by the DMA channel drive division and send and extremely connect with it
The corresponding DMA channel interface connect；And the DMA channel interface extracts the data in the request of data received, and transfer data to
Controller B or controller A communication system.
The present invention is according to each current DMA channel load condition, the minimum DMA channel transmission data of selection current loads,
And then select transmission efficiency highest path.Therefore, multiple DMA channel resources not only can be fully dispatched, and ensure data
Request is transmitted with the most short time.
Described above is only the preferred embodiment of the present invention, it is noted that for the ordinary skill people of the art
For member, without departing from the technical principles of the invention, some improvement and deformation can also be made, these improve and deformed
Also it should be regarded as protection scope of the present invention.
Claims (5)
1. a kind of double controller storage system caches the data transmission system of mirror image, it is characterised in that including：First controller and
Second controller；
First controller includes：First DMA channel interface layer, the first DMA channel driving layer and the first hardware layer；First DMA
Channel interface layer includes multiple first DMA channel interfaces, and the first DMA channel drives layer to be driven including multiple first DMA channels
Portion, the first hardware layer includes multiple first DMA channel engines and the first PCIe non-transparent bridges；First DMA channel includes mutually interconnecting
The first DMA channel engine, the first DMA channel drive division and the first DMA channel interface connect；
Request of data inside first data routing layer reception system of the first controller, and lead to according to each current the first DMA
Track data transmits load condition, and distribution data transfer load most light the first DMA into the first DMA channel interface layer will be asked to lead to
Pipeline joint；First data routing layer receives the request of data from the layer transmission of the first DMA channel interface, and is sent to internal system,
To perform corresponding request of data transmission；
Multiple first DMA channel interfaces of first DMA channel interface layer and each the first DMA of the first DMA channel driving layer lead to
Road drive division correspondence is connected, and each the first DMA channel engine drives corresponding first DMA channel in layer to drive with the first DMA channel
Dynamic portion's connection, the first PCIe non-transparent bridges are connected with second controller；
First DMA channel interface layer receives the request of data that the first data routing layer is sent, and it is compatibility to change this request of data
The data format of corresponding first DMA channel, is connected with being sent to the first DMA channel interface in the first DMA channel driving layer with selection
The the first DMA channel drive division connect；First DMA channel interface layer receives the number transmitted from corresponding first DMA channel drive division
According to request, and valid data therein are extracted, be sent to the first data routing layer；
First data routing layer obtains each the first DMA channel load, selects most light corresponding first DMA channel of load.
2. double controller storage system as claimed in claim 1 caches the data transmission system of mirror image, it is characterised in that
Second controller includes：Second DMA channel interface layer, the second DMA channel driving layer and the second hardware layer；2nd DMA
Channel interface layer includes multiple second DMA channel interfaces, and the second DMA channel drives layer to be driven including multiple second DMA channels
Portion, the second hardware layer includes multiple second DMA channel engines and the 2nd PCIe non-transparent bridges；Second DMA channel includes mutually interconnecting
The second DMA channel engine, the second DMA channel drive division and the second DMA channel interface connect；
Request of data inside second data routing layer reception system of second controller, and lead to according to each current the 2nd DMA
Track data transmits load condition, and distribution data transfer load most light the 2nd DMA into the second DMA channel interface layer will be asked to lead to
Pipeline joint；Second data routing layer receives the request of data from the layer transmission of the second DMA channel interface, and is sent to internal system,
To perform corresponding request of data transmission；
Multiple second DMA channel interfaces of second DMA channel interface layer and each the 2nd DMA of the second DMA channel driving layer lead to
Road drive division correspondence is connected, and each the second DMA channel engine drives corresponding second DMA channel in layer to drive with the second DMA channel
Dynamic portion's connection, the 2nd PCIe non-transparent bridges are connected with the first PCIe non-transparent bridges；
Second DMA channel interface layer receives the request of data that the second data routing layer is sent, and it is compatibility to change this request of data
The data format of corresponding second DMA channel, is connected with being sent to the second DMA channel interface in the second DMA channel driving layer with selection
The the second DMA channel drive division connect；Second DMA channel interface layer receives the number transmitted from corresponding second DMA channel drive division
According to request, and valid data therein are extracted, be sent to the second data routing layer；
Second data routing layer obtains each the second DMA channel load, selects most light corresponding second DMA channel of load.
3. double controller storage system as claimed in claim 2 caches the data transmission system of mirror image, it is characterised in that
Second controller passes through the 2nd PCIe non-transparent bridges, the second DMA channel engine, transmission by by the data of the first controller
To the second DMA channel drive division of correspondence connection, the second DMA channel drive division sends request of data to the second of correspondence connection
DMA channel interface, to extract valid data therein, corresponding second DMA channel interface of second controller sends out valid data
Toward the systems communications software in second controller.
4. double controller storage system as claimed in claim 2 caches the data transmission system of mirror image, it is characterised in that this is born
Lotus is the length of request of data queue.
5. double controller storage system as claimed in claim 4 caches the data transmission system of mirror image, it is characterised in that when many
The similar length of individual first DMA channel request of data queue or it is identical when, the first data routing layer selection wherein request of data team
The first minimum DMA channel of the byte number of row is used as transmission channel；When the length phase of multiple second DMA channel request of data queues
When near or identical, the first DMA channel that the byte number of the second data routing layer selection wherein request of data queue is minimum is used as biography
Defeated passage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710376287.1A CN107193767B (en) | 2017-05-25 | 2017-05-25 | Data transmission system of cache mirror image of dual-controller storage system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710376287.1A CN107193767B (en) | 2017-05-25 | 2017-05-25 | Data transmission system of cache mirror image of dual-controller storage system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107193767A true CN107193767A (en) | 2017-09-22 |
| CN107193767B CN107193767B (en) | 2020-05-19 |
Family
ID=59874882
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710376287.1A Active CN107193767B (en) | 2017-05-25 | 2017-05-25 | Data transmission system of cache mirror image of dual-controller storage system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107193767B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109739696A (en) * | 2018-12-13 | 2019-05-10 | 北京计算机技术及应用研究所 | Double-control storage array solid state disk cache acceleration method |
| CN111240813A (en) * | 2018-11-29 | 2020-06-05 | 杭州嘉楠耘智信息科技有限公司 | DMA scheduling method, device and computer readable storage medium |
| CN112416826A (en) * | 2020-11-20 | 2021-02-26 | 成都海光集成电路设计有限公司 | Special computing chip, DMA data transmission system and method |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1341092A1 (en) * | 2002-03-01 | 2003-09-03 | Motorola, Inc. | Method and arrangement for virtual direct memory access |
| CN101202632A (en) * | 2006-12-13 | 2008-06-18 | 英业达股份有限公司 | System and method for data transmission of dual controller system and method of communication path selection |
| CN101296183A (en) * | 2008-04-29 | 2008-10-29 | 北京泰得思达科技发展有限公司 | Data transmission system of double-controller system |
| CN102231142A (en) * | 2011-07-21 | 2011-11-02 | 浙江大学 | Multi-channel direct memory access (DMA) controller with arbitrator |
| CN102646059A (en) * | 2011-12-01 | 2012-08-22 | 中兴通讯股份有限公司 | Load balance processing method and device of multi-core processor system |
| CN202404581U (en) * | 2011-10-24 | 2012-08-29 | 北京强度环境研究所 | Priority adjustable multi-channel dma controller |
| CN103064808A (en) * | 2011-10-24 | 2013-04-24 | 北京强度环境研究所 | Priority adjustable multiple-channel direct memory access (DMA) controller |
| CN103678199A (en) * | 2012-09-26 | 2014-03-26 | 深圳市中兴微电子技术有限公司 | Data transmission method and data transmission equipment |
-
2017
- 2017-05-25 CN CN201710376287.1A patent/CN107193767B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1341092A1 (en) * | 2002-03-01 | 2003-09-03 | Motorola, Inc. | Method and arrangement for virtual direct memory access |
| CN101202632A (en) * | 2006-12-13 | 2008-06-18 | 英业达股份有限公司 | System and method for data transmission of dual controller system and method of communication path selection |
| CN101296183A (en) * | 2008-04-29 | 2008-10-29 | 北京泰得思达科技发展有限公司 | Data transmission system of double-controller system |
| CN102231142A (en) * | 2011-07-21 | 2011-11-02 | 浙江大学 | Multi-channel direct memory access (DMA) controller with arbitrator |
| CN202404581U (en) * | 2011-10-24 | 2012-08-29 | 北京强度环境研究所 | Priority adjustable multi-channel dma controller |
| CN103064808A (en) * | 2011-10-24 | 2013-04-24 | 北京强度环境研究所 | Priority adjustable multiple-channel direct memory access (DMA) controller |
| CN102646059A (en) * | 2011-12-01 | 2012-08-22 | 中兴通讯股份有限公司 | Load balance processing method and device of multi-core processor system |
| CN103678199A (en) * | 2012-09-26 | 2014-03-26 | 深圳市中兴微电子技术有限公司 | Data transmission method and data transmission equipment |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111240813A (en) * | 2018-11-29 | 2020-06-05 | 杭州嘉楠耘智信息科技有限公司 | DMA scheduling method, device and computer readable storage medium |
| CN109739696A (en) * | 2018-12-13 | 2019-05-10 | 北京计算机技术及应用研究所 | Double-control storage array solid state disk cache acceleration method |
| CN109739696B (en) * | 2018-12-13 | 2022-05-13 | 北京计算机技术及应用研究所 | Double-control storage array solid state disk caching acceleration method |
| CN112416826A (en) * | 2020-11-20 | 2021-02-26 | 成都海光集成电路设计有限公司 | Special computing chip, DMA data transmission system and method |
| CN112416826B (en) * | 2020-11-20 | 2023-09-22 | 成都海光集成电路设计有限公司 | Special computing chip, DMA data transmission system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107193767B (en) | 2020-05-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10210113B2 (en) | SAN fabric online path diagnostics | |
| US10313768B2 (en) | Data scheduling and switching method, apparatus, system | |
| US5680400A (en) | System for high-speed transfer of a continuous data stream between hosts using multiple parallel communication links | |
| IL269497B2 (en) | Method for transmitting data, terminal device, and network device | |
| CN103856361A (en) | Method and system for realizing remote debugging | |
| US11805053B2 (en) | Data sending method and forwarding device | |
| CN107193767A (en) | A kind of double controller storage system caches the data transmission system of mirror image | |
| US10735294B2 (en) | Integrating a communication bridge into a data processing system | |
| CN100499666C (en) | System and method for inter connecting SP14 equipment and PCI Express equipment | |
| US7876759B2 (en) | Quality of service with control flow packet filtering | |
| EP2497031B1 (en) | Network switch | |
| CN102957626A (en) | Message forwarding method and device | |
| US20060120405A1 (en) | Method and apparatus for intermediate buffer segmentation and reassembly | |
| US11177969B2 (en) | Interface device and data communication method | |
| CN108513701A (en) | Data transmission method, equipment, machine readable storage medium and system | |
| CN109347985A (en) | A kind of multi-service processing method based on edge calculations, device and Edge Server | |
| CN101202632A (en) | System and method for data transmission of dual controller system and method of communication path selection | |
| US20030063604A1 (en) | Switching apparatus for high speed channels using multiple parallel lower speed channels while maintaining data rate | |
| CN105471718A (en) | Realization method of full duplex message queue | |
| KR102416176B1 (en) | Slave device control method | |
| JP5048835B2 (en) | Packet processing apparatus and method | |
| JP5317185B2 (en) | Hot standby system and hot standby method | |
| CN110737627B (en) | Data processing method, device and storage medium | |
| US20030079023A1 (en) | Wireless communication protocol | |
| US10122641B1 (en) | Systems and methods for bonding multiple data links with differential delay |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |