CN107025189B - Control system of case - Google Patents
Control system of case Download PDFInfo
- Publication number
- CN107025189B CN107025189B CN201610067058.7A CN201610067058A CN107025189B CN 107025189 B CN107025189 B CN 107025189B CN 201610067058 A CN201610067058 A CN 201610067058A CN 107025189 B CN107025189 B CN 107025189B
- Authority
- CN
- China
- Prior art keywords
- control module
- parameter data
- read
- rom
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1657—Access to multiple memories
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Control By Computers (AREA)
- Programmable Controllers (AREA)
Abstract
A control system of a chassis comprises two read memories and two control modules. Each ROM stores a corresponding parameter data. The two control modules are electrically connected with each other through a transmission channel, and the two control modules are respectively electrically connected with the two read memories through the two transmission channels and respectively read the two parameter data of the two read memories. When one of the two control modules needs to read the parameter data of the read-only memory electrically connected with the other of the two control modules, the one of the two control modules obtains the parameter data through the transmission channel between the two control modules so as to improve the accuracy of data reading.
Description
Technical Field
The present invention relates to a control system, and more particularly, to a control system for an Enclosure (Enclosure).
Background
Referring to fig. 1, the control system of the prior art chassis includes two control modules 91 and 92, a Bus (Bus) S9, and two rom devices 93 and 94, and is adapted to electrically connect a host 99 and a storage device 98. The host 99 is, for example, a server, and the storage device 98 includes, for example, a plurality of hard disks. The two control modules 91, 92 and the two rom modules 93, 94 are disposed on the two boards of the chassis respectively and are electrically connected to the bus S9, and the bus S9 supports an I2C (Inter-Integrated Circuit) protocol. The two control modules 91, 92 can be respectively operated in a master mode and a slave mode, so that the control module operated in the slave mode is used as a backup device for the control module operated in the master mode to control the data access of the hard disks of the storage device 98.
When the two control modules 91 and 92 read the rom memories 93 and 94 disposed on the corresponding motherboards respectively, i.e. read the rom memories 93 and 94 respectively, the two control modules 91 and 92 can correctly obtain the data stored in the rom memories 93 and 94 through the bus S9. However, for example, when the control module 91 directly reads the data stored in the rom 94 disposed on the same board as the control module 92 and the control module 92 also reads the data stored in the rom 94, the bus S9 will collide with each other to cause the data obtained by the two control modules 91 and 92 to be incorrect or failed to be read, which is a problem to be solved.
Disclosure of Invention
Therefore, an object of the present invention is to provide a control system for a chassis, which improves the accuracy of data reading.
Therefore, the control system of the chassis of the invention comprises a first read-only memory, a second read-only memory, a first random access memory, a second random access memory, a first control module and a second control module. The first ROM stores a corresponding parameter data, and the second ROM stores another corresponding parameter data.
The first control module is electrically connected with the first random access memory and the first read-only memory through a third channel so as to read the corresponding parameter data. The second control module is electrically connected with the first control module through a first channel, is electrically connected with the second random access memory, and is electrically connected with the second read-only memory through a fourth channel so as to read the corresponding parameter data.
When the first control module is to read the parameter data of the second ROM, the first control module first transmits a request signal to the second control module via the first channel. After receiving the request signal, the second control module first reads the parameter data of the second read-only memory and then transmits the parameter data to the first control module through the first transmission channel. When the first control module receives the parameter data, the parameter data is temporarily stored in the first random access memory, and then the parameter data is read.
When the second control module is to read the parameter data of the first ROM, the second control module first transmits the request signal to the first control module via the first channel. After receiving the request signal, the first control module first reads the parameter data of the first read-only memory and then transmits the parameter data to the second control module through the first transmission channel. When the second control module receives the parameter data, the parameter data is temporarily stored in the second random access memory and then read.
In some embodiments, the first transport channel supports a Serial Attached SCSI (Serial Attached Small Computer System Interface) protocol. The third transmission channel and the fourth transmission channel support an I2C (Inter-Integrated Circuit) protocol.
In some embodiments, the control system of the chassis restricts the first control module and the second control module to be able to directly read only the parameter data of the first rom and the parameter data of the second rom, respectively.
In some embodiments, the first ROM and the second ROM belong to a Field Replaceable Unit (FRU).
In some embodiments, the first random access Memory is electrically connected to the first control module via a fifth transmission channel, the second random access Memory is electrically connected to the second control module via a sixth transmission channel, and the fifth transmission channel and the sixth transmission channel support an External Memory Interface (External Memory Interface) protocol.
In some embodiments, the parameter data stored in the first rom and the second rom includes a plurality of setting values, a plurality of look-up tables, and a plurality of Part numbers (Part numbers).
The invention has the advantages that the two control modules are limited to directly read respective read-only memories, one of the two control modules is limited to indirectly read the parameter data of the read-only memory electrically connected with the other control module by utilizing the transmission channel between the two control modules and the random access memory electrically connected with the control module, so that the parameter data obtained by the two control modules are correct, and the data reading accuracy is improved.
[ description of the drawings ]
FIG. 1 is a block diagram illustrating a control system of a prior art enclosure; and
FIG. 2 is a block diagram illustrating one embodiment of a control system for a chassis of the present invention.
[ detailed description ] embodiments
Referring to fig. 2, the embodiment of the control system of the Enclosure (Enclosure) of the present invention includes two Read Only Memories (ROMs) 3, 4, two random access memories (SRAMs) 5, 6, and two control modules 1, 2. In this embodiment, the two control modules 1 and 2 are adapted to be electrically connected to a storage device 8 and a host 9, where the storage device 8 includes a plurality of hard disks, and the host 9 is a server, for example. The two rom 3, 4, the two ram 5, 6, and the two control modules 1, 2 are respectively disposed on two boards, i.e. respectively belong to two different nodes (nodes). Both control modules 1, 2 support a Serial Attached SCSI (Serial Attached Small Computer System Interface) protocol, and one of the two control modules 1, 2 may operate in a Master mode (Master) and the other of the two control modules 1, 2 may operate in a Slave mode (Slave) to control data access to the hard disks of the storage device 8. More specifically, the two control modules 1, 2 are generally referred to as SAS expanders, the two boards are generally referred to as Input/Output modules (IOMs), the two roms 3, 4 belong to a Field Replaceable Unit (FRU), the Enclosure (Enclosure) includes the control system, the two boards, and the storage device 8, and when the two boards are inserted into a backplane of the Enclosure, the two control modules 1, 2 are electrically connected to the storage device 8 and the host 9.
Each of the two ROM 3, 4 stores a corresponding parameter data. The parameter data includes a plurality of setting values, a plurality of lookup tables, and a plurality of material numbers (PartNumber) associated with the host 9, the storage device 8, or the control system. In the embodiment, the two roms 3, 4 are Electrically Erasable and rewritable Read-Only memories (EEPROMs), and the two rams 5, 6 are Non-Volatile Static Random access memories (NVSRAMs), but not limited thereto.
When the two boards are inserted into the backplane of the chassis, the two control modules 1 and 2 are electrically connected to each other via a transmission channel S1 supporting the serial small computer system interface (SAS) protocol. The two control modules 1, 2 are also electrically connected to the two ROM 3, 4 through two transmission channels S3, S4 supporting the protocol of I2C (Inter-Integrated Circuit), respectively, and read the two parameter data of the two ROM 3, 4, respectively. The two control modules 1, 2 are also electrically connected to the two RAMs 5, 6 via two transmission channels S5, S6 supporting a protocol of External memory interface (External memory interface), respectively, and store and read data in and from the two RAMs 5, 6, respectively. Of particular interest are: the data transmitted via the transmission channel S1 is called an in-band Signal (Signal) in SAS Protocol (Protocol).
For convenience of description, one of the two control modules 1 and 2 is defined as a first control module 1. The other of the two control modules 1, 2 is defined as a second control module 2. The ROM 3 and the RAM 5 electrically connected to the first control module 1 are defined as a first ROM 3 and a first RAM 5, respectively. The ROM 4 and the RAM 6 electrically connected to the second control module 2 are defined as a second ROM 4 and a second RAM 6, respectively. The transmission channel S1 between the two control modules 1, 2 is defined as a first transmission channel S1. The two transmission channels S3 and S5 between the first control module 1 and the first ROM 3 and the first RAM 5 are defined as a third transmission channel S3 and a fifth transmission channel S5, respectively. The two transmission channels S4 and S6 between the second control module 2 and the second ROM 4 and the second RAM 6 are defined as a fourth transmission channel S4 and a sixth transmission channel S6, respectively.
Referring to fig. 1 and fig. 2, comparing the present invention with the prior art, in the embodiment of the present invention, the first rom 3 and the second rom 4 are respectively electrically connected to the first control module 1 and the second control module 2 through the third transmission channel S3 and the fourth transmission channel S4, so that the first control module 1 and the second control module 2 can only directly read the first rom 3 and the second rom 4, respectively. In contrast to the prior art, the two rom devices 93 and the two control modules 91 and 92 are electrically connected to the bus S9, so that the situation that the two control modules 91 and 92 directly read one of the two rom devices 93 and 93 occurs, and a conflict occurs. In other words, the present disclosure solves the problems of the prior art by limiting the two control modules 1 and 2 to be able to only directly read the respective rom 3 and 4.
When one of the two control modules 1, 2 is going to read the parameter data of the ROM 4, 3 electrically connected to the other of the two control modules 1, 2, the one of the two control modules 1, 2 obtains the parameter data through the transmission channel S1 between the two control modules 1, 2.
For example, when the first control module 1 wants to read the parameter data of the second rom 4, the first control module 1 first transmits a request signal to the second control module 2 via the first transmission channel S1. After receiving the request signal, the second control module 2 first reads the parameter data of the second rom 4 through the fourth transmission channel S4, and then transmits the parameter data to the first control module 1 through the first transmission channel S1. When receiving the parameter data stored in the second rom 4, the first control module 1 temporarily stores the parameter data in the first ram 5, and then reads the parameter data.
On the contrary, when each of the two control modules 1, 2 is to read the parameter data of the rom 3, 4 electrically connected thereto, the control module 1, 2 directly obtains the parameter data through the transmission channel S3, S4 between the control module 1, 2 and the rom 3, 4.
The following are mentioned as specific supplementary notes: the storage capacity of the two roms 3, 4 is usually not large, for example 8 kbytes (Byte), and the storage capacity of the two rams 5, 6 is usually larger than the storage capacity of the two roms 3, 4, for example 128 kbytes. In the following example, when the first control module 1 wants to read a part or all of the parameter data of the second rom 4, the second control module 2 transmits all the parameter data, such as 8KB data, to the first control module 1. Since the storage capacity of the random access memories 5, 6 is larger than that of the read only memories 3, 4, the first control module 1 can first temporarily store the parameter data, such as 8KB of data, in the first random access memory 5, and then read the part or all of the parameter data stored in the first random access memory 5.
In summary, by limiting the two control modules 1, 2 to directly read the respective rom 3, 4, and limiting one of the two control modules 1, 2 to indirectly read the parameter data of the rom 4, 3 electrically connected to the other of the two control modules 2, 1 by using the transmission channel S1 between the two control modules and the ram 5, 6 electrically connected to the one, the parameter data obtained by the two control modules 1, 2 are all correct, and no read collision or data error occurs, so as to achieve the purpose of improving the data reading accuracy, and thus the purpose of the present invention can be achieved.
The detailed description and examples of the present invention are given above with reference to the accompanying drawings, but the scope of the present invention is not limited thereto, and the equivalent modifications and variations within the scope of the claims of the present invention should be considered as falling within the scope of the present invention.
Claims (6)
1. A control system of a case is characterized in that: the control system of this machine case contains:
a first ROM for storing a corresponding parameter data;
a second ROM for storing another corresponding parameter data;
a first random access memory;
a second random access memory;
the first control module is arranged on the first machine board, is electrically connected with the first random access memory and is electrically connected with the first read-only memory through a third channel so as to read the corresponding parameter data; and
a second control module disposed on the second board and electrically connected to the first control module via a first channel, the second RAM and the second ROM via a fourth channel for reading the corresponding parameter data,
when the first control module is to read the parameter data of the second ROM, the first control module first transmits a request signal to the second control module via the first channel, the second control module first reads the parameter data of the second ROM after receiving the request signal, and then transmits the parameter data to the first control module via the first channel, the first control module temporarily stores the parameter data in the first RAM and then reads the parameter data when receiving the parameter data,
when the second control module is to read the parameter data of the first ROM, the second control module firstly transmits the request signal to the first control module through the first channel, the first control module firstly reads the parameter data of the first ROM after receiving the request signal and then transmits the parameter data to the second control module through the first channel, and when the second control module receives the parameter data, the second control module temporarily stores the parameter data in the second RAM and then reads the parameter data.
2. The control system for a cabinet according to claim 1, wherein: the first channel supports a serial SCSI protocol, and the third and fourth channels support an I2C protocol.
3. The control system for a cabinet according to claim 2, wherein: the control system of the case limits the first control module and the second control module to be able to directly read the parameter data of the first read-only memory and the parameter data of the second read-only memory respectively.
4. The control system for a cabinet according to claim 3, wherein: the first read-only memory and the second read-only memory belong to a field replaceable unit.
5. The control system for a cabinet of claim 4, wherein: the first random access memory is electrically connected with the first control module through a fifth transmission channel, the second random access memory is electrically connected with the second control module through a sixth transmission channel, and the fifth transmission channel and the sixth transmission channel support an external memory interface protocol.
6. The control system for a cabinet of claim 5, wherein: the parameter data stored in the first ROM and the second ROM includes a plurality of setting values, a plurality of lookup tables, and a plurality of material numbers.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610067058.7A CN107025189B (en) | 2016-01-29 | 2016-01-29 | Control system of case |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610067058.7A CN107025189B (en) | 2016-01-29 | 2016-01-29 | Control system of case |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107025189A CN107025189A (en) | 2017-08-08 |
| CN107025189B true CN107025189B (en) | 2020-02-28 |
Family
ID=59525215
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610067058.7A Active CN107025189B (en) | 2016-01-29 | 2016-01-29 | Control system of case |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107025189B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1741005A (en) * | 2004-07-16 | 2006-03-01 | 索尼株式会社 | Information processing system, information processing method, and computer program used therewith |
| CN102446158A (en) * | 2010-10-12 | 2012-05-09 | 无锡江南计算技术研究所 | Multi-core processor and multi-core processor set |
| US8650328B1 (en) * | 2008-12-15 | 2014-02-11 | American Megatrends, Inc. | Bi-directional communication between redundant storage controllers |
| CN104168323A (en) * | 2013-08-26 | 2014-11-26 | 天津书生投资有限公司 | Cloud service system and method |
| CN104679685A (en) * | 2013-11-29 | 2015-06-03 | 英业达科技有限公司 | Access method of baseboard management controller |
-
2016
- 2016-01-29 CN CN201610067058.7A patent/CN107025189B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1741005A (en) * | 2004-07-16 | 2006-03-01 | 索尼株式会社 | Information processing system, information processing method, and computer program used therewith |
| US8650328B1 (en) * | 2008-12-15 | 2014-02-11 | American Megatrends, Inc. | Bi-directional communication between redundant storage controllers |
| CN102446158A (en) * | 2010-10-12 | 2012-05-09 | 无锡江南计算技术研究所 | Multi-core processor and multi-core processor set |
| CN104168323A (en) * | 2013-08-26 | 2014-11-26 | 天津书生投资有限公司 | Cloud service system and method |
| CN104679685A (en) * | 2013-11-29 | 2015-06-03 | 英业达科技有限公司 | Access method of baseboard management controller |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107025189A (en) | 2017-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9880754B2 (en) | System and method for enabling transportability of a non volatile dual inline memory module | |
| CN105700901B (en) | Starting method, device and computer system | |
| US10108491B2 (en) | Control circuit, memory device including the same, and method | |
| US10420246B2 (en) | Modular computer system and server module | |
| US9311208B2 (en) | System and method for generating field replaceable unit information files | |
| US12050508B2 (en) | Data processing system and operating method thereof | |
| CN105981004B (en) | Method and apparatus for server platform architecture | |
| US20140164845A1 (en) | Host computer and method for testing sas expanders | |
| CN103412838B (en) | A kind of expanding system, communication means, address configuration method, equipment and device | |
| CN109284214B (en) | Information sharing circuit and method for sharing memory state | |
| CN107025189B (en) | Control system of case | |
| CN110874333B (en) | Storage device and storage method | |
| CN112860595B (en) | PCI (peripheral component interconnect express) equipment or PCIE (peripheral component interconnect express) equipment, data access method and related assembly | |
| TWI607313B (en) | Control system of enclosure | |
| CN116263643A (en) | Storage class memory, data processing method and processor system | |
| CN109643295B (en) | Accessing a memory coupled to a target node from an initiator node | |
| US12061565B2 (en) | Method for reading information from riser cards and baseboard management control module implementing the same | |
| CN111026428A (en) | System and method capable of simultaneously remotely updating FPGA firmware programs in multiple board cards on line | |
| CN110471801A (en) | A kind of management method and device and equipment of the volume production procedural information storing equipment | |
| CN114826489B (en) | Link error correction method, system, storage medium and equipment | |
| JP5435647B2 (en) | Computer system, memory initialization method, and program | |
| CN117369905B (en) | Starting method and system of flash memory platform, electronic equipment and storage medium | |
| TWI685745B (en) | Rbod | |
| CN110321073B (en) | Data storage method, device and equipment of flash memory | |
| CN110471620B (en) | Data boot method, device and equipment of flash memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |