CN106980469A - A kind of method for improving solid state hard disc sequential write buffer efficiency - Google Patents
A kind of method for improving solid state hard disc sequential write buffer efficiency Download PDFInfo
- Publication number
- CN106980469A CN106980469A CN201710131587.3A CN201710131587A CN106980469A CN 106980469 A CN106980469 A CN 106980469A CN 201710131587 A CN201710131587 A CN 201710131587A CN 106980469 A CN106980469 A CN 106980469A
- Authority
- CN
- China
- Prior art keywords
- write operation
- data cached
- key
- state hard
- cryptographic hash
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
- G06F3/0611—Improving I/O performance in relation to response time
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/064—Management of blocks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The invention discloses a kind of method for improving solid state hard disc sequential write buffer efficiency, it is characterized in that data cached address list includes data cached LBA addresses and the data cached corresponding cryptographic Hash Key in LBA addresses, Key_x=LBA_x%N, Key_x is the LBA addresses for the write operation that main frame is initiated, and N=each caches block size/512;The write operation that solid state hard disc receives main frame initiation first calculates the corresponding cryptographic Hash Key_n in corresponding LBA addresses of the write operation;Directly judge that data cached address list, for the data cached of Key_n, is hit with the presence or absence of cryptographic Hash if there is then judgement current write operation;Otherwise then judge that current write operation is not hit.By improving data cached address list structure, reduction write operation reaches the technique effect of lifting sequential write buffer efficiency to data cached travel time complexity.
Description
Technical field
The present invention relates to solid state hard disc control technology, more particularly to a kind of side for improving solid state hard disc sequential write buffer efficiency
Method.
Background technology
The data for the operation to SSD that main frame is initiated every time have all corresponded to one section of logical block address LBA (Logical
Block Address) address, i.e. [LBA_x, LBA_y], LBA_x represents the initial address between this section of LBA band, and LBA_y represents this
End address between section LBA band, each LBA correspondences 512B data.To ensure data consistency, SSD firmware needs record
There are data cached LBA addresses in data buffer storage data cache, to judge whether is write operation data that main frame subsequently initiates
Data cache have been hit, if hit have needed the legacy data in data buffer storage data cache to override.Sequential write refers to
Be that main frame initiates to write the LBA of data be all continuous.Generally all there is the feature of order read-write to SSD by analyzing main frame,
Therefore the peration data for storing nearest a period of time is conducive to the performance of lifting order read-write.
Data cache cache way is linear caching in current firmware design, it is assumed that data cache sizes are
4KB, main frame initiates 4KB data to SSD, and corresponding LBA address fields are [LBA0, LBA7], then firmware is remembered according to this order
These LBA are recorded, Fig. 1 is that prior art linearly caches example.When again follow-up main frame initiates 512B data, corresponding LBA to SSD
Address is LBA8, then firmware need to judge in data cache whether existing LBA8, the corresponding traversal mode of linear cache
It is also linear sweep, is searched one by one backward first cache contents since data cache, then requires to look up 8 ability
It is judged as in unnatural death.The time complexity of the technology is O (n), and n is effective LBA addresses number in data cache.Therefore deposit
Big, the problem of efficiency is low in system consumption.
The content of the invention
For disadvantages described above, how the object of the invention lifts data cached traversal efficiency, realizes lifting write buffer efficiency
Purpose.
A kind of method for improving solid state hard disc sequential write buffer efficiency, solid-state are proposed in order to solve the problem above present invention
Hard disk creates data cached address list, and solid state hard disc receives the write operation of main frame initiation, by retrieving data cached address
List determines whether hit, it is characterised in that data cached address list includes data cached LBA addresses and data cached
The corresponding cryptographic Hash Key in LBA addresses, Key_x=LBA_x%N, Key_x are the LBA addresses for the write operation that main frame is initiated, and N=is every
Individual caching block size/512;The write operation that solid state hard disc receives main frame initiation first calculates the corresponding LBA addresses pair of the write operation
The cryptographic Hash Key_n answered;Directly judge that data cached address list whether there is cryptographic Hash for the data cached of Key_n, if
In the presence of then judgement current write operation hit;Otherwise then judge that current write operation is not hit.
The method according to claim 1 for improving solid state hard disc sequential write buffer efficiency, it is characterised in that solid-state is hard
The write operation that disk receives main frame initiation first calculates the corresponding cryptographic Hash Key_n in corresponding LBA addresses of the write operation;Directly judge
Data cached address list is the data cached of Key_n with the presence or absence of cryptographic Hash, if there is then judgement current write operation hit,
Data to be written overrides legacy data in the corresponding caching in LBA addresses;Otherwise then judge that current write operation is not hit,
LBA addresses are suspended in the corresponding data cached address lists of cryptographic Hash Key_n, and corresponding data of writing can be written directly in caching.
The present invention is complicated to data cached travel time by improving data cached address list structure, reduction write operation
Degree, reaches the technique effect of lifting sequential write buffer efficiency.
Brief description of the drawings
Fig. 1 is that prior art linearly caches example;
Fig. 2 is the cache way example after improving.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation is described, it is clear that described embodiment is only a part of embodiment of the invention, rather than whole embodiments.It is based on
Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under the premise of creative work is not made
Embodiment, belongs to the scope of protection of the invention.
Fig. 2 is the cache way example after improving, and the data cached address list after improvement has newly increased data cached
The corresponding cryptographic Hash Key in LBA addresses, Key_x=LBA_x%N, Key_x are the LBA addresses for the write operation that main frame is initiated, and N=is every
Individual caching block size/512;The write operation that solid state hard disc receives main frame initiation first calculates the corresponding LBA addresses pair of the write operation
The cryptographic Hash Key_n answered;Directly judge that data cached address list whether there is cryptographic Hash for the data cached of Key_n, if
In the presence of then judgement current write operation hit;Otherwise then judge that current write operation is not hit, assume in this example that each cache blocks are big
Small is 4KB, each LBA correspondences 512B data;Main frame to SSD initiate 4KB data, corresponding LBA address fields for [LBA0,
LBA7], the corresponding cryptographic Hash of LBA0 is Key0, so LBA0 is mounted under the corresponding lists of Key0, by that analogy, LBA0~
Distribution situations of the LBA7 in data cached address list is as shown in Figure 2.When main frame initiates the sequential write to LBA8 again, firmware is straight
Connect and calculate the corresponding cryptographic Hash Key=8%8=0 of LBA8, then directly check that Key0 is corresponding in data cached address list
LBA8 is whether there is in row, finds there was only LBA0 in the row, not LBA8, so in unnatural death.The new technology under sequential write scene
Time complexity be O (1), greatly improve the efficiency of traversal.
Above disclosed is only an embodiment of the present invention, can not limit the interest field of sheet with this certainly,
One of ordinary skill in the art will appreciate that all or part of flow of above-described embodiment is realized, and according to the claims in the present invention institute
The equivalent variations of work, still fall within the scope that the present invention is covered.
Claims (2)
1. a kind of method for improving solid state hard disc sequential write buffer efficiency, solid state hard disc creates data cached address list, solid-state
Hard disk receives the write operation of main frame initiation, determines whether hit by retrieving data cached address list, it is characterised in that slow
Deposit data address list includes data cached LBA addresses and data cached LBA addresses corresponding cryptographic Hash Key, Key_x=
LBA_x%N, Key_x are the LBA addresses for the write operation that main frame is initiated, and N=each caches block size/512;Solid state hard disc is received
The write operation initiated to main frame first calculates the corresponding cryptographic Hash Key_n in corresponding LBA addresses of the write operation;Directly judge caching number
Whether there is cryptographic Hash according to address list is the data cached of Key_n, if there is then judgement current write operation hit;Otherwise then
Judge that current write operation is not hit.
2. the method according to claim 1 for improving solid state hard disc sequential write buffer efficiency, it is characterised in that solid state hard disc
The write operation for receiving main frame initiation first calculates the corresponding cryptographic Hash Key_n in corresponding LBA addresses of the write operation;Directly judge slow
Deposit data address list is the data cached of Key_n with the presence or absence of cryptographic Hash, will if there is current write operation hit is then judged
The new data of write-in overrides legacy data in the corresponding caching in LBA addresses;Otherwise then judge that current write operation is not hit,
LBA addresses are suspended in the corresponding data cached address lists of cryptographic Hash Key_n, and corresponding data of writing are written directly in caching.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710131587.3A CN106980469A (en) | 2017-03-07 | 2017-03-07 | A kind of method for improving solid state hard disc sequential write buffer efficiency |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710131587.3A CN106980469A (en) | 2017-03-07 | 2017-03-07 | A kind of method for improving solid state hard disc sequential write buffer efficiency |
Publications (1)
Publication Number | Publication Date |
---|---|
CN106980469A true CN106980469A (en) | 2017-07-25 |
Family
ID=59338769
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710131587.3A Pending CN106980469A (en) | 2017-03-07 | 2017-03-07 | A kind of method for improving solid state hard disc sequential write buffer efficiency |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106980469A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107832236A (en) * | 2017-10-24 | 2018-03-23 | 记忆科技(深圳)有限公司 | A kind of method for improving solid state hard disc write performance |
CN109117098A (en) * | 2018-09-27 | 2019-01-01 | 郑州云海信息技术有限公司 | A kind of method of improve data transfer performance in solid state hard disk |
CN109951275A (en) * | 2019-02-22 | 2019-06-28 | 记忆科技(深圳)有限公司 | Key generation method, device, computer equipment and storage medium |
CN110297607A (en) * | 2019-06-28 | 2019-10-01 | 深圳忆联信息系统有限公司 | A kind of method and its system promoting solid state hard disk write performance |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101719099A (en) * | 2009-11-26 | 2010-06-02 | 成都市华为赛门铁克科技有限公司 | Method and device for reducing write amplification of solid state disk |
CN102169464A (en) * | 2010-11-30 | 2011-08-31 | 北京握奇数据系统有限公司 | Caching method and device used for non-volatile memory, and intelligent card |
CN103645859A (en) * | 2013-11-19 | 2014-03-19 | 华中科技大学 | Disk array caching method for virtual SSD and SSD isomerous mirror image |
CN103744864A (en) * | 2013-12-17 | 2014-04-23 | 记忆科技(深圳)有限公司 | Method and system for reading and writing cache data and solid state disc thereof |
CN104049918A (en) * | 2014-07-03 | 2014-09-17 | 浪潮集团有限公司 | Cache management method of double-control storage server |
CN105302501A (en) * | 2015-11-27 | 2016-02-03 | 浙江宇视科技有限公司 | Control method and device for disk sectors |
CN105630703A (en) * | 2014-11-21 | 2016-06-01 | 联发科技(新加坡)私人有限公司 | Method for controlling access of cache through using programmable hashing address and related cache controller |
-
2017
- 2017-03-07 CN CN201710131587.3A patent/CN106980469A/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101719099A (en) * | 2009-11-26 | 2010-06-02 | 成都市华为赛门铁克科技有限公司 | Method and device for reducing write amplification of solid state disk |
CN102169464A (en) * | 2010-11-30 | 2011-08-31 | 北京握奇数据系统有限公司 | Caching method and device used for non-volatile memory, and intelligent card |
CN103645859A (en) * | 2013-11-19 | 2014-03-19 | 华中科技大学 | Disk array caching method for virtual SSD and SSD isomerous mirror image |
CN103744864A (en) * | 2013-12-17 | 2014-04-23 | 记忆科技(深圳)有限公司 | Method and system for reading and writing cache data and solid state disc thereof |
CN104049918A (en) * | 2014-07-03 | 2014-09-17 | 浪潮集团有限公司 | Cache management method of double-control storage server |
CN105630703A (en) * | 2014-11-21 | 2016-06-01 | 联发科技(新加坡)私人有限公司 | Method for controlling access of cache through using programmable hashing address and related cache controller |
CN105302501A (en) * | 2015-11-27 | 2016-02-03 | 浙江宇视科技有限公司 | Control method and device for disk sectors |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107832236A (en) * | 2017-10-24 | 2018-03-23 | 记忆科技(深圳)有限公司 | A kind of method for improving solid state hard disc write performance |
CN107832236B (en) * | 2017-10-24 | 2021-08-03 | 记忆科技(深圳)有限公司 | Method for improving writing performance of solid state disk |
CN109117098A (en) * | 2018-09-27 | 2019-01-01 | 郑州云海信息技术有限公司 | A kind of method of improve data transfer performance in solid state hard disk |
CN109951275A (en) * | 2019-02-22 | 2019-06-28 | 记忆科技(深圳)有限公司 | Key generation method, device, computer equipment and storage medium |
CN109951275B (en) * | 2019-02-22 | 2021-08-17 | 记忆科技(深圳)有限公司 | Key generation method and device, computer equipment and storage medium |
CN110297607A (en) * | 2019-06-28 | 2019-10-01 | 深圳忆联信息系统有限公司 | A kind of method and its system promoting solid state hard disk write performance |
CN110297607B (en) * | 2019-06-28 | 2023-08-29 | 深圳忆联信息系统有限公司 | Method and system for improving writing performance of solid state disk |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106980469A (en) | A kind of method for improving solid state hard disc sequential write buffer efficiency | |
US9177670B1 (en) | Method and apparatus for flash cache management | |
US8510504B2 (en) | SMR storage device with user controls and access to status information and parameter settings | |
CN107003809B (en) | A kind of method and storage equipment of storage equipment storing data | |
CN107423229B (en) | Buffer area improvement method for page-level FTL | |
US20160283125A1 (en) | Multi-streamed solid state drive | |
CN103473150B (en) | A kind of fragment rewrite method in data deduplication system | |
CN104484283B (en) | A kind of method for reducing solid state disk write amplification | |
CN107832236B (en) | Method for improving writing performance of solid state disk | |
CN106844740A (en) | Data pre-head method based on memory object caching system | |
CN104216838A (en) | Double-cache data processing method and system | |
CN107832007A (en) | A kind of method of raising SSD combination properties | |
CN108845957B (en) | Replacement and write-back self-adaptive buffer area management method | |
CN101777028A (en) | Realization method and device of mixed secondary storage system | |
CN103577454A (en) | Document merging method and document merging device | |
CN103049393B (en) | Memory headroom management method and device | |
CN105786410A (en) | Method for increasing processing speed of data storage system and data storage system | |
CN105389135A (en) | Solid-state disk internal cache management method | |
CN106201348A (en) | The buffer memory management method of non-volatile memory device and device | |
CN110262982A (en) | A kind of method of solid state hard disk address of cache | |
CN103823640B (en) | A kind of high efficiency storage method of flash storage | |
CN106527987A (en) | Non-DRAM SSD master control reliability improving system and method | |
CN104811646B (en) | The storage method of the modulation of multiple video strems Data Concurrent and buffering based on Coutinuous store model | |
CN104834478B (en) | A kind of data write-in and read method based on isomery mixing storage device | |
CN103425438B (en) | Optimize method and the solid state hard disc thereof of write request of solid state disk |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170725 |