CN106940988B - The display of this power control method of power control method and application - Google Patents
The display of this power control method of power control method and application Download PDFInfo
- Publication number
- CN106940988B CN106940988B CN201610006032.1A CN201610006032A CN106940988B CN 106940988 B CN106940988 B CN 106940988B CN 201610006032 A CN201610006032 A CN 201610006032A CN 106940988 B CN106940988 B CN 106940988B
- Authority
- CN
- China
- Prior art keywords
- display
- signal
- vertical blanking
- gate drivers
- control method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3696—Generation of voltages supplied to electrode drivers
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Display of the disclosure about this power control method of a kind of power control method and application.In this power control method, first determine whether the display picture of display enters vertical blanking interval (vertical blanking interval, VBI).Then, when the display picture of display enters vertical blanking interval, increase mutual conductance (gm) value of the operational amplifier of power circuit.Display includes sequence controller and power circuit.Sequence controller is provided for gate drivers synchronization signal and initial pulse signal.Power circuit is electrically connected to sequence controller, to judge whether the display picture of display enters vertical blanking interval according to gate drivers synchronization signal and initial pulse signal, and after the display picture of display enters vertical blanking interval, increase the transconductance value of the operational amplifier in power circuit.
Description
Technical field
The present invention relates to a kind of displays of this power control method of power control method and application, and in particular to a kind of
The display of this power control method of the power control method and application of surging capable of reducing power source.
Background technique
Due to liquid crystal display have it is frivolous, penetrated without width, the characteristics such as low consumption electric power, high service life, liquid crystal display at
For one of display most-often used in electronic product now.
General liquid crystal display generally comprises liquid crystal display panel, source electrode driver, gate drivers and timing control
Plate is wherein provided with sequence controller and power circuit on timing control plate.Power circuit is to supply power supply to source electrode
Driver and gate drivers.Sequence controller is then to the clock signal and image data according to outside offer come voltage input
The movement of driver and gate drivers, so that liquid crystal display panel shows image.
However, the power circuit on timing control plate is unable to supply stable supply voltage to source electrode driver and grid at present
Driver.For example, supply voltage provided by power circuit can have surging.Unstable supply voltage is likely to result in electricity
The logical operation on road is abnormal or damages.Therefore, it is necessary to a kind of power control methods to make power circuit supply stable power supply
Voltage.
Summary of the invention
The purpose of the present invention is to be to provide a kind of power control method and the display using this power control method.This
Power control method can improve the speed of transient response when display panel load state changes to inhibit the generation of surging.
An aspect of of the present present invention is to provide a kind of power control method.In this power control method, examined first
Survey step, with detect the display picture of display whether enter vertical blanking interval (vertical blanking interval,
VBI).Then, when the display picture of display enters vertical blanking interval, mutual conductance (gm) rate-determining steps are carried out, to increase electricity
The transconductance value of operational amplifier in source circuit.
Another aspect of the present invention is to provide a kind of display.This display includes sequence controller and power supply electricity
Road.Sequence controller is provided for gate drivers synchronization signal and initial pulse signal.Power circuit is electrically connected to
Sequence controller, with judged according to gate drivers synchronization signal and initial pulse signal display display picture whether into
Enter vertical blanking interval, and after the display picture of display enters vertical blanking interval, the operation increased in power circuit is put
The transconductance value of big device.
Detailed description of the invention
In order to more completely understand embodiment and its advantage, referring now to the following description done in conjunction with Figure of description, in which:
(Fig. 1) is the function block schematic diagram for being painted display according to an embodiment of the present invention；
(Fig. 2) is the function block schematic diagram for being painted timing control plate according to an embodiment of the present invention；
(Fig. 3) is the partial circuit schematic diagram for being painted power circuit according to an embodiment of the present invention；
(Fig. 4) is the flow diagram for being painted supply voltage control method 400 according to an embodiment of the present invention；
(Fig. 5) is the flow diagram for being painted judgment step according to an embodiment of the present invention；
(Fig. 6) is the timing for being painted gate drivers synchronization signal and initial pulse signal according to an embodiment of the present invention
Figure；And
(Fig. 7) is that the waveform for the wavy curve and prior art for being painted supply voltage according to an embodiment of the present invention is bent
Line.
Description of symbols:
100 displays
110 timing control plates
112 sequence controllers
114 power circuits
120 gate drivers
130 source electrode drivers
140 display panels
400 supply voltage control methods
410-420 step
412-416 step
C1, C2 curve
CM1, CM2 current mirroring circuit
CMP operational amplifier
CPV gate drivers synchronization signal
CS1 controls signal
CS2 controls signal
EA operational amplifier
LS trigger
OUT1-OUTn scan line driving signal
OS pulse oscillator
OVS overshoot
S1, S2 switch
STV initial pulse signal
VERRORError signal
VREFReference voltage
VSENSESensing signal
V+ external power supply
VP supply voltage
UNS undershoot
Specific embodiment
It is the function block signal for being painted display 100 according to an embodiment of the present invention referring to Fig. 1 and Fig. 2, Fig. 1
Figure, Fig. 2 is the function block schematic diagram for being painted timing control plate 110 according to an embodiment of the present invention.Display 100 includes timing
Control panel 110, gate drivers 120, source electrode driver 130 and display panel 140.Timing control plate 110 is provided for
Supply voltage VP, control signal CS1 and control signal CS2 are to gate drivers 120 and source electrode driver 130, with control gate
Driver 120 and source electrode driver 130 drive display panel 140, so that the display panel 140 is shown picture.
Timing control plate 110 includes sequence controller 112 and power circuit 114.The output control signal of sequence controller 112
CS1, CS2 are to gate drivers 120 and source electrode driver 130, and output gate drivers synchronization signal CPV and initial pulse
Signal STV is to power circuit 114, wherein control signal CS2 also includes gate drivers synchronization signal CPV and initial pulse signal
STV.Gate drivers synchronization signal CPV is the work to synchronous gate drivers 120, and initial pulse signal STV is then
To indicate whether to start to show image frame.
Power circuit 114 is to judge load state according to gate drivers synchronization signal CPV and initial pulse signal STV
Variation, and carry out the compensation mechanism of accelerating power source voltage VP accordingly, to export stable supply voltage VP.In general, when aobvious
When showing that the display picture of device 100 enters vertical blanking interval (vertical blanking interval, VBI), power supply at this time
The load state of circuit 114 is no-load.Conversely, when the display picture of display 100 is figure frame data, power circuit 114
Load state is then heavy duty.
When the load state of power circuit 114 changes, the electric current that power circuit 114 is supplied also can be with acutely changing
Become.If power circuit 114 can not accelerate to compensate at this time, supply voltage VP will generate overshoot (overshoot) or undershoot
(undershoot) surging.For example, the load state when power circuit 114 is entered when overloaded by no-load, power circuit 114
Load end can extract biggish electric current, so that the surging of undershoot occurs in supply voltage VP.In another example bearing when power circuit 114
When load situation enters no-load by heavy duty, the load end of power circuit 114 can extract lesser electric current, so that supply voltage VP occurs
The surging of overshoot.Therefore, power circuit 114 judges to bear by gate drivers synchronization signal CPV and initial pulse signal STV
The variation of load situation, to carry out the compensation mechanism of accelerating power source voltage VP accordingly.
Referring to figure 3., Fig. 3 is the partial circuit schematic diagram for being painted power circuit 114 according to an embodiment of the present invention.Power supply
Circuit 114 includes operational amplifier EA, operational amplifier CMP, pulse oscillator OS, trigger LS and switch S2.Operation is put
Big device EA is the supply voltage VP and the external reference voltage V provided to receive feedbackREF, with output error signal VERROR。
Operational amplifier CMP is electrically connected to operational amplifier EA and switch S2, to receive error signal VERRORAnd sensing signal
VSENSE.Operational amplifier CMP is comparison error signal VERRORWith sensing signal VSENSE, to export difference signal.Trigger LS is
It is electrically connected to operational amplifier CMP and pulse oscillator OS, with the difference signal exported according to operational amplifier CMP and pulse
The pulse signal of oscillator OS output carrys out control switch S2 to generate pulse width modulation signal.Switch S2 is electrically connected to outer
Portion power supply V+, trigger LS and operational amplifier CMP, with the pulse width modulation signal according to caused by trigger LS come defeated
Supply voltage VP out.
Operational amplifier EA includes switch S1, current mirroring circuit CM1 and CM2, and wherein current mirroring circuit CM2 is to control
Mutual conductance (gm) value of operational amplifier EA processed.For example, working as operational amplifier EA in normal operation, current mirroring circuit CM1 is to open
Open and current mirroring circuit CM2 for close, to carry out the supply voltage compensation mechanism under normal operating.In another example working as power circuit
114 when judging that the display picture of display 100 enters vertical blanking interval, and the current mirroring circuit CM2 of operational amplifier EA can be held
Qi Laiyu current mirroring circuit CM1 works together, to increase the transconductance value of operational amplifier EA, the compensation machine of accelerating power source voltage
System, the surging for making it be enough to eliminate supply voltage VP.
It referring to figure 4., is the flow diagram for being painted supply voltage control method 400 according to an embodiment of the present invention.
In the present embodiment, power circuit 114 may include controller (not being painted), this controller can carry out supply voltage control method
400 compensate supply voltage VP.In supply voltage control method 400, judgment step 410 is carried out, first to drive according to grid
Device synchronization signal CPV and initial pulse signal STV is moved to judge whether the display picture of display 100 enters vertical blanking area
Between.When the display picture of display 100 enters vertical blanking interval, carries out step 420 and carry out opening for Glycerine enema amplifier EA
Close S1, so that current mirroring circuit CM2 starts to work to increase the transconductance value of operational amplifier EA.
It is the process signal for being painted judgment step 410 according to an embodiment of the present invention referring to Fig. 5 and Fig. 6, Fig. 5
Figure, Fig. 6 is the timing diagram for being painted gate drivers synchronization signal CPV and initial pulse signal STV according to an embodiment of the present invention.
In judgment step 410, detecting step 412 is carried out, first to judge gate drivers synchronization signal CPV and initial pulse signal
Whether STV is all high level.It is high level that as gate drivers synchronization signal CPV and initial pulse signal STV, one of them is non-
When, then re-start step 410.When gate drivers synchronization signal CPV and initial pulse signal STV are all high level, into
Row step 414, to add up the pulse number of gate drivers synchronization signal.
As shown in fig. 6, detecting gate drivers synchronization signal CPV and initial pulse signal STV all in time point t1
For high level.In this way, step 414 will start the pulse number of accumulative gate drivers synchronization signal after time point t1.?
In the present embodiment, step 414 is to calculate grid according to the rising edge (rising edge) of gate drivers synchronization signal CPV
The pulse number of driver synchronization signal CPV, and pulse number is accumulative, (is not painted) Lai Jinhang, but this hair using counter
Bright embodiment is not limited to this.
Then, step 416 is carried out, predetermined pulse is reached with the accumulated pulse number in gate drivers synchronization signal CPV
When number, judge that the display picture of display 100 enters vertical blanking interval.In an embodiment of the present invention, predetermined pulse
Number is determined according to the resolution of display 100.For example, when the resolution of display 100 is 1080p, predetermined pulse
Several is then 1080.The falling edge of scan line driving signal OUT1-OUTn is the synchronous letter of corresponding gate drivers as seen from Figure 6
The rising edge of number CPV, and the rising edge of the driving signal OUTn of the last item scan line is corresponding to the 1080th accumulative grid
Driver synchronization signal CPV rising edge, wherein rising edge corresponding to time point t2 is not taken into account.Therefore, work as accumulated pulse
When number reaches predetermined pulse number, the display picture of display 100 does enter into vertical blanking interval.
As shown in fig. 6, accumulated pulse number reaches predetermined pulse number, therefore step 416 judgement is aobvious in time point t2
Show that the display picture of device 100 enters vertical blanking interval, and the step 420 connected is then in time point t2 Glycerine enema amplifier EA
Switch S1, so that current mirroring circuit CM2 starts to work to increase the transconductance value of operational amplifier EA.
In an embodiment of the present invention, step 420 can be turned off immediately after current mirroring circuit CM2 unlatching, to inhibit
The surging of supply voltage VP overshoot.In other embodiments of the invention, step 420 can be tieed up after current mirroring circuit CM2 unlatching
Current mirroring circuit CM2 one section of preset time Δ T of work is held, to inhibit the surging of supply voltage VP overshoot and undershoot, such as Fig. 7 simultaneously
It is shown.In Fig. 7, curve C1 is the waveform for representing existing power supply voltage, and curve C2 then represents the power supply of the embodiment of the present invention
Mains voltage waveform corresponding to voltage control method 400.The supply voltage controlling party of the embodiment of the present invention as seen from Figure 7
Method 400 can effectively inhibit the overshoot OVS and undershoot UNS of supply voltage.In addition, the preset time Δ T of the embodiment of the present invention can
Determined according to the load of display panel 140 so that current mirroring circuit CM2 work terminate time point t3 undershoot surging when
Between put after.In this way, current mirroring circuit CM2 just can increase the mutual conductance of operational amplifier EA in supply voltage VP overshoot and undershoot
Value.
As shown in the above description, the power control method 400 and display 100 of the embodiment of the present invention are according to timing control
Gate drivers synchronization signal CPV and initial pulse signal STV provided by device 112 judge the variation of load state, and according to
This transconductance value for increasing operational amplifier carrys out the compensation mechanism of accelerating power source voltage VP, to export stable supply voltage VP.
Although the present invention is disclosed as above with embodiment, however, it is not to limit the invention, any art technology
Personnel, without departing from the spirit and scope of the present invention, when various variation and retouching, therefore protection scope of the present invention can be made
Subject to view the attached claims institute defender.
Claims (8)
1. a kind of power control method, suitable for providing multiple sources of a supply voltage a to display using a power circuit
Driver, which is characterized in that the power control method includes:
A detecting step is carried out, to judge whether the display picture of the display enters a vertical blanking interval；And
When the display picture of the display enters the vertical blanking interval, mutual conductance rate-determining steps are carried out, to increase power supply electricity
The transconductance value of an operational amplifier in road, wherein the detecting step include:
Judge whether a gate drivers synchronization signal and an initial pulse signal are all high level；
When the gate drivers synchronization signal and the initial pulse signal are all high level, add up the synchronous letter of the gate drivers
Number pulse number, to obtain an accumulated pulse number；And
When the accumulated pulse number reaches a predetermined pulse number, judge that the display picture of the display enters the vertical blanking
Section.
2. power control method as described in claim 1, wherein the mutual conductance rate-determining steps are increased in maintenance in a preset time
The transconductance value added, the preset time are determined according to the load of a display panel of the display.
3. power control method as described in claim 1, wherein the operational amplifier includes two current mirroring circuits, the electricity
One in current mirror circuit is opened in the vertical blanking interval, is come with working together with another in the current mirroring circuit
Increase the transconductance value of operational amplifier.
4. power control method as described in claim 1, wherein the operational amplifier according to a feedback signal and one to join
Signal is examined to export an error signal, so that the power circuit exports the supply voltage according to the error signal, wherein this is anti-
Feedback signal is determined according to the supply voltage.
5. a kind of display, characterized by comprising:
Multiple source electrode drivers；
Time schedule controller, to provide a gate drivers synchronization signal and an initial pulse signal；And
One power circuit, to provide a supply voltage to the source electrode driver, wherein the power circuit is electrically connected to this
Sequence controller, to judge the display picture of the display according to the gate drivers synchronization signal and the initial pulse signal
Whether enter a vertical blanking interval, and after the display picture of the display enters the vertical blanking interval, increases the power supply
The transconductance value of an operational amplifier in circuit, wherein the power circuit judges the gate drivers synchronization signal and the starting arteries and veins
Rush whether signal is all high level, and when the gate drivers synchronization signal and the initial pulse signal are all high level, tires out
The pulse number of the gate drivers synchronization signal is counted to obtain an accumulated pulse number, to reach one in the accumulated pulse number
When predetermined pulse number, judge that the display picture of the display enters the vertical blanking interval.
6. display as claimed in claim 5, wherein the operational amplifier includes two current mirroring circuits, the current mirror electricity
One in road is opened in the vertical blanking interval, increases fortune to work together with another in the current mirroring circuit
Calculate the transconductance value of amplifier.
7. display as claimed in claim 5, wherein the operational amplifier is to according to a feedback signal and a reference signal
An error signal is exported, so that the power circuit exports the supply voltage according to the error signal.
8. display as claimed in claim 7, wherein the feedback signal is determined according to the supply voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610006032.1A CN106940988B (en) | 2016-01-05 | 2016-01-05 | The display of this power control method of power control method and application |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610006032.1A CN106940988B (en) | 2016-01-05 | 2016-01-05 | The display of this power control method of power control method and application |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106940988A CN106940988A (en) | 2017-07-11 |
| CN106940988B true CN106940988B (en) | 2019-07-02 |
Family
ID=59468773
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610006032.1A Active CN106940988B (en) | 2016-01-05 | 2016-01-05 | The display of this power control method of power control method and application |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106940988B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1999039353A1 (en) * | 1998-01-30 | 1999-08-05 | Litef Gmbh | Blanking circuit |
| CN103580456A (en) * | 2013-11-26 | 2014-02-12 | 矽力杰半导体技术(杭州)有限公司 | Switching power supply control method and circuit as well as switching power supply with switching power supply control circuit |
| CN104022627A (en) * | 2014-06-24 | 2014-09-03 | 矽力杰半导体技术(杭州)有限公司 | Control circuit and power converter |
| CN104297553A (en) * | 2014-10-28 | 2015-01-21 | 矽力杰半导体技术(杭州)有限公司 | Output voltage detection circuit, control circuit and switch-type converter |
| CN104407659A (en) * | 2014-10-20 | 2015-03-11 | 矽力杰半导体技术(杭州)有限公司 | Output current sampling circuit and output voltage compensation circuit of power supply converter |
-
2016
- 2016-01-05 CN CN201610006032.1A patent/CN106940988B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1999039353A1 (en) * | 1998-01-30 | 1999-08-05 | Litef Gmbh | Blanking circuit |
| CN103580456A (en) * | 2013-11-26 | 2014-02-12 | 矽力杰半导体技术(杭州)有限公司 | Switching power supply control method and circuit as well as switching power supply with switching power supply control circuit |
| CN104022627A (en) * | 2014-06-24 | 2014-09-03 | 矽力杰半导体技术(杭州)有限公司 | Control circuit and power converter |
| CN104407659A (en) * | 2014-10-20 | 2015-03-11 | 矽力杰半导体技术(杭州)有限公司 | Output current sampling circuit and output voltage compensation circuit of power supply converter |
| CN104297553A (en) * | 2014-10-28 | 2015-01-21 | 矽力杰半导体技术(杭州)有限公司 | Output voltage detection circuit, control circuit and switch-type converter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106940988A (en) | 2017-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3257330B1 (en) | Improvements in and relating to drivers | |
| CN103915071A (en) | Display panel power supply voltage regulating device and method and display device | |
| CN105577037B (en) | The starting control method and fan of fan | |
| CN102394039B (en) | Display and power supply control method thereof | |
| CN104010399A (en) | Electromagnetic heating apparatus and control method thereof | |
| CN101419789B (en) | Restoration device for liquid crystal device and driving method thereof | |
| WO2024007551A1 (en) | Electric-motor control circuit and control method | |
| CN104965411A (en) | Adaptive adjustment method for landing detection threshold value of leveling supporting leg | |
| CN106940988B (en) | The display of this power control method of power control method and application | |
| CN102867495B (en) | Power system and method for starting power system | |
| CN109209962A (en) | Fan detection chip, fan detection method and fan detection system | |
| CN103941443B (en) | Liquid crystal indicator and accelerate liquid crystal molecule deflection drive circuit and method | |
| CN107527602B (en) | Liquid crystal display panel and switching on and shutting down control circuit | |
| CN102968975B (en) | Liquid crystal display device and gate driving circuit voltage control method and control circuit thereof | |
| KR20120055811A (en) | Method for detecting switch input in the sleep mode | |
| CN106163024A (en) | A kind of PWM light-dimming method and PWM light modulating device | |
| JP2006024537A (en) | Power control apparatus and method | |
| CN111637616A (en) | Control method and device of fan assembly and drive circuit of fan assembly | |
| JP2005158870A5 (en) | ||
| CN109584763B (en) | Drive circuit and display panel | |
| CN106356031B (en) | The control method of liquid crystal display device and its GOA circuit | |
| WO2022077974A1 (en) | Circuit system, control method of circuit system, controller and storage medium | |
| CN109541458A (en) | A kind of common DC bus type aircraft starting-generating system analogy method and device | |
| CN204465989U (en) | A kind of PWM light modulating device | |
| CN1108388A (en) | Apparatus for and method of measuring consumption of electricity of revers phase cooker |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |