CN106850156A - No-feedback one-way data transmission set and transmission method based on network interface - Google Patents
No-feedback one-way data transmission set and transmission method based on network interface Download PDFInfo
- Publication number
- CN106850156A CN106850156A CN201611061846.1A CN201611061846A CN106850156A CN 106850156 A CN106850156 A CN 106850156A CN 201611061846 A CN201611061846 A CN 201611061846A CN 106850156 A CN106850156 A CN 106850156A
- Authority
- CN
- China
- Prior art keywords
- data
- module
- circuit
- fpga
- network interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 55
- 230000005540 biological transmission Effects 0.000 title claims abstract description 50
- 230000008569 process Effects 0.000 claims abstract description 39
- 239000013307 optical fiber Substances 0.000 claims abstract description 24
- 239000000835 fiber Substances 0.000 claims abstract description 8
- 238000012545 processing Methods 0.000 claims description 13
- 238000012856 packing Methods 0.000 claims description 10
- 230000007246 mechanism Effects 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 238000003786 synthesis reaction Methods 0.000 claims description 3
- 238000012795 verification Methods 0.000 claims description 3
- 230000003287 optical effect Effects 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 7
- 230000003139 buffering effect Effects 0.000 description 6
- 238000012546 transfer Methods 0.000 description 5
- 230000005611 electricity Effects 0.000 description 2
- 239000003999 initiator Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
- H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
- H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses a kind of no-feedback one-way data transmission set based on network interface, equipment for the inside net of outer network data to be carried out into one-way transmission, including outer net circuit module, Intranet circuit module and at least two connect the optical fiber of outer net circuit modules and Intranet circuit module；The outer net circuit module includes being connected to the network interface and processor module of outer web network equipment, connects the FPGA data process circuit of processor module, connects at least two optical fiber sending modules of FPGA data process circuit, and energy supply control module；The Intranet circuit module includes being connected to the network interface and processor module of inner-mesh network equipment, connects the FPGA data process circuit of processor module, connects FPGA data at least two optic fiber transceiver modules of process circuit, and energy supply control module.The invention also discloses the data transmission method of this equipment.The present invention has the advantages that to can guarantee that transmission speed and data reliability.
Description
Technical field
The present invention relates to data transmission technology, more particularly, to it is a kind of can guarantee that transmission speed and data reliability based on
The no-feedback one-way data transmission set and transmission method of network interface.
Background technology
In recent years, many security requirements of the incorporation such as Party and government offices, enterprises and institutions and army development ＆ construction are special
Computer information system that is not high or being related to secret, these systems are generally divided into different networks according to security classification, typically
There will be a public network, how a concerning security matters network realizes different security level according to National Administration for the Protection of State Secrets or army's regulation requirement
Security Data Transmission has turned into an important topic for urgent need to resolve in China's informatization between network.Concerning security matters network with
A set of one-way data transfer secure transmission system for possessing the characteristic such as unidirectional, safe efficient, stable is developed between non-concerning security matters network
Just have a wide range of applications.Realize that the technology of one-way data transfer has following several now：Based on ferry-boat technology, based on having
The one-way transmission technology of control information feedback.The reverse transfer of data can then be realized under special circumstances based on ferry-boat technology,
Based on the one-way transmission technology for having control information to feed back it is also possible to that the problem of divulging a secret can be produced.Come for common data transfer
Say, be guaranteed, but one-way transmission for the reliability of data because there is acknowledgement mechanism, passed equivalent to data
Gone to scattershot space, there is no any feedback, so the reliability of data, the stability and transmission rate of system just into
The important topic of research.
The content of the invention
To solve the above problems, it is an object of the invention to provide a kind of base that can guarantee that transmission speed and data reliability
In the no-feedback one-way data transmission set of network interface.
The present invention realizes that a kind of no-feedback one-way data transfer based on network interface sets by following technical measures
It is standby, the equipment for the inside net of outer network data to be carried out into one-way transmission, including outer net circuit module, Intranet circuit module and at least
The optical fiber of two connection outer net circuit modules and Intranet circuit module；The outer net circuit module includes that being connected to outer net network sets
Standby network interface and processor module, connects the FPGA data process circuit of processor module, connection FPGA data treatment electricity
At least two optical fiber sending modules on road, and energy supply control module, the FPGA data process circuit of the outer net circuit module
The data that will be received are grouped packing by the number of optical fiber sending module, packed data then are dealt into corresponding passage, often
Individual packet repeats to send multiple；The Intranet circuit module includes being connected to the network interface and processor of inner-mesh network equipment
Module, connects the FPGA data process circuit of processor module, and at least two optical fiber for connecting FPGA data process circuit are received
Module, and energy supply control module.
Used as a kind of preferred embodiment, processor module and FPGA data process circuit in the Intranet circuit module contain
There is cache, by the reduction of multi-level buffer mechanism because Intranet receives the relatively slow caused loss of data risk of data.
As a kind of preferred embodiment, there is an alarm module in the Intranet circuit module.
Used as a kind of preferred embodiment, the warning circuit is sound light alarming circuit.
The invention also discloses a kind of transmission method of the no-feedback one-way data based on network interface, for by outer netting index
One-way transmission is carried out according to Intranet, is comprised the following steps：
Step one, outer nets circuit module after network interface and processor module receive the data of outer net computer,
Send FPGA data process circuit to, do not receive the data of outer net computer within the predetermined time such as, processor module is then
Automatically generate heartbeat data packets and be sent to FPGA data process circuit.
The data that step 2 FPGA data process circuit will be received are grouped packing by the number of passage, then will be packed
Data are dealt into corresponding optical fiber sending module, and each packet repeats to send predetermined time；；
Step 3 optical fiber sending module sends the data to matched optic fiber transceiver module by optical fiber；
The packet that each optic fiber transceiver modules of step 4 will be received is sent to FPGA data processing module and carries out school
Test, judge whether this packet has received again after verifying successfully, if received, abandon this packet, then
The data packet group synthesis final data that FPGA circuitry also receives each passage；
Step 5 .FPGA data processing modules are by final data transmission processe device module；
If step 7 processors judge that final data is not heartbeat data packets, final data is sent by network interface
To inner net computer, final data is otherwise abandoned.
As a kind of preferred embodiment, step 6 is included after step 5：
Whether processor module judges obtain final data in the predetermined time, as obtained final data if perform step
Seven, otherwise perform step 8；
Step 7 warning circuits are alarmed.
Data transmission blocks of the invention use high speed FPGA data processing module with data reception module, and it uses 32
BITBUS network connects the processor chips of controlling network interface, and when the clock of FPGA is 100M, it is between processor chips
Data exchange can reach 3.2Gbps, it is ensured that data can at a high speed reach FPGA processing modules；Sent using multi-channel parallel
Mode, initiator block supports multiple optical modules with end module is received, and can so set up multiple from transmitting terminal to receiving terminal
One-way data passage, several passages can work simultaneously, the number that the FPGA data process circuit of outer net circuit module will be received
Packing is grouped according to by the number of passage, packed data are then dealt into corresponding passage, each packet repeats to send many
Secondary, the packet that Intranet circuit module and high speed FPGA data process circuit receive each passage is just verified, and is verified successfully
Judge whether this packet has received again afterwards, if received, abandon this packet, be otherwise sent to packet
The processor module of Intranet circuit module, using multiple sending method, the number to passage is not required, while can be by adjusting
Whole transmission times controls the bit error rate (when overall bit-error rate is slightly higher, can increase transmission times to reduce).
Brief description of the drawings
Fig. 1 is the structured flowchart of the embodiment of the present invention.
Specific embodiment
With reference to embodiment and compare accompanying drawing the present invention is described in further detail.
A kind of no-feedback one-way data transmission set based on network interface of the present embodiment, refer to Fig. 1, including outer net
Circuit module 200, Intranet circuit module 400 and at least two connection outer net circuit modules 200 and Intranet circuit module 400
600 optical fiber, and be outer net circuit module 200 and the switch power module 300 of the power supply of Intranet circuit module 400；The outer net
Circuit module 200 includes being connected to the network interface and processor module 203 of outer net computer 100, connects processor module 203
FPGA data process circuit 204, at least two optical fiber sending modules 202, Yi Ji electricity of connection FPGA data process circuit 204
Source control module 201, the data that the FPGA data process circuit 204 of the outer net circuit module 200 will be received by passage
Then packed data are dealt into corresponding optical fiber sending module 202 by number packet packing, and each packet repeats to send many
It is secondary；The Intranet circuit module 400 includes being connected to the network interface and processor module 403, junction of inner net computer 500
The FPGA data process circuit 402 of reason device module 403, at least two optical fiber of connection FPGA data process circuit 402 receive mould
Block 401, and energy supply control module 405.
The processor selected in this example is Cortex A9 dual core processors, and this processor is integrated in high speed FPGA
Together, a SOC (the Cyclone V of ALTERA companies, concrete model is 5CSXFC6D6F31C8-N) and attached is formed
Circuit, but different buffering areas (RAM) are respectively come with, itself and high speed FPGA are connected by internal 32 parallel-by-bit bus.At a high speed
FPGA data processing module acp chip is also SOC (model 5CSXFC6D6F31C8-N), and it can complete data packing
And verification etc. work, in addition, also contain 6 serial transceivers (maximum speed of each can reach 3.125Gbps), by string
Row transceiver is converted parallel data into serial data and is sent by optical module again, it is also possible to receive the serial number of optical module
The corresponding buffering area of FPGA data processing module is sent to according to parallel data is converted into.Optical module uses the HSFP- of Heng Baotong companies
60-3312S-SSF, each optical module mouth and receiving port containing transmission, the hanging receiving port when it is as optical fiber sending module 202,
The serial signal that will can be received is converted into optical signal, is sent by the transmission mouthful of optical module, is received as optical fiber at it
Mouth vacantly is sent during module 401, the optical signal received from receiving port is changed into serial signal is sent to FPGA core.Power circuit will
12V dc sources are converted into 5V and 3.3V dc sources, it is ensured that the power supply supply of each several part.
Method for the inside net of outer network data to be carried out into one-way transmission, comprises the following steps：
Step one, outer nets circuit module 200 receives outer net computer 100 by network interface and processor module 203
Data after, send FPGA data process circuit 204 to, if processor module 203 setting time in do not receive outer net
The data that computer is sent, then self-timing send particular data packet and (heartbeat data packets) and be sent to FPGA data processing module
204；
The data that step 2 FPGA data process circuit 204 will be received are grouped packing by the number of passage, then will packing
Good data are dealt into corresponding optical fiber sending module 202, and each packet is repeated to send predetermined time, and specific transmission times is depended on
To the adjustment of the bit error rate in embodiment；
Step 3 optical fiber sending module 202 sends the data to matched optic fiber transceiver module by optical fiber 600
401；
The packet that each optic fiber transceiver modules 401 of step 4 will be received is sent to FPGA data processing module 402 and goes forward side by side
Row verification, judges whether this packet has received again after verifying successfully, if received, abandons this packet,
Then the data packet group synthesis final data that FPGA data process circuit 402 also receives each passage；
Step 5 .FPGA data processing modules 402 are by final data transmission processe device module 403；
If step 7 processor modules 403 judge that final data is not heartbeat data packets, sent most by network interface
Whole data otherwise abandon final data to inner net computer 500.
The data transmission blocks of the present apparatus use high speed FPGA data processing module with data reception module, and it uses 32
BITBUS network connects the processor chips of controlling network interface, and when the clock of FPGA is 100M, it is between processor chips
Data exchange can reach 3.2Gbps, it is ensured that data can at a high speed reach FPGA processing modules；Sent using multi-channel parallel
Mode, initiator block can support multiple optical modules with end module is received, and can so set up multiple from transmitting terminal to connecing
The one-way data passage of receiving end, several passages can be worked simultaneously, and the FPGA data process circuit of outer net circuit module will be received
Data press passage number packet packing, packed data are then dealt into corresponding passage, each packet repeat send out
Send repeatedly, the packet that Intranet circuit module and high speed FPGA data process circuit receive each passage is just verified, verify
Judge whether this packet has received again after success, if received, this packet is abandoned, otherwise by packet
The processor module of Intranet circuit module is sent to, using multiple sending method, the number to passage is not required, while can lead to
The whole transmission times of toning controls the bit error rate (when overall bit-error rate is slightly higher, can increase transmission times to reduce).
In the no-feedback one-way data transmission set based on network interface of an embodiment, Fig. 1 is refer to, in previous technique
Can be specifically on the basis of scheme, processor module 403 and FPGA data process circuit 402 in Intranet circuit module 400
Contain cache, by the reduction of multi-level buffer mechanism because Intranet receives the relatively slow caused loss of data risk of data.Using
Multilevel cache reduces the probability of data spilling, and the high speed FPGA data processing module of data reception module processes with Intranet
Device module has cache, when inner net computer receiving terminal software is not actuated or inner net computer receiving terminal receiving velocity is partially slow
When, first by the corresponding buffering area of Intranet processor module, when the corresponding buffering area of Intranet processor module is full, no longer to
FPGA module access evidence, pending data buffering area is further continued for evidence of fetching at one's leisure；FPGA module continues to optical module data storage
To the buffering area of oneself.
In the no-feedback one-way data transmission set based on network interface of an embodiment, Fig. 1 is refer to, in previous technique
Can be specifically have an alarm module 404 in Intranet circuit module 400 on the basis of scheme.
In the no-feedback one-way data transmission set based on network interface of an embodiment, Fig. 1 is refer to, in previous technique
Can be specifically that warning circuit 404 is sound light alarming circuit on the basis of scheme.
In the no-feedback one-way data transmission method based on network interface of an embodiment, Fig. 1 is refer to, in previous technique
Can be specifically on the basis of scheme, include after step 5：
Step 6 processor modules 403 judge in the predetermined time that (time is more than the heart that data transmission blocks set
Jump send interval) whether obtain final data, as obtained final data if perform step 7, otherwise perform step 8；
Step 8 warning circuit 404 is alarmed.
Above is no-feedback one-way data transmission set and method based on network interface are set forth to the present invention, use
In helping understand the present invention, but embodiments of the present invention and it is not restricted to the described embodiments, it is any without departing from of the invention former
Reason change made down, modification, replacement, combination, simplification, should be equivalent substitute mode, be included in protection of the invention
Scope it is interior.
Claims (6)
1. a kind of no-feedback one-way data transmission set based on network interface, for the inside net of outer network data unidirectionally to be passed
Defeated equipment, it is characterised in that：Including outer net circuit module, Intranet circuit module and at least two connection outer net circuit modules with
The optical fiber of Intranet circuit module；The outer net circuit module includes being connected to the network interface and processor die of outer web network equipment
Block, connects the FPGA data process circuit of processor module, and at least two optical fiber for connecting FPGA data process circuit send mould
Block, and energy supply control module, the data that the FPGA data process circuit of the outer net circuit module will be received are sent by optical fiber
Then packed data are dealt into corresponding passage by the number packet packing of module, and each packet repeats to send multiple；Institute
Stating Intranet circuit module includes being connected to the network interface and processor module of inner-mesh network equipment, connection processor module
FPGA data process circuit, connects FPGA data at least two optic fiber transceiver modules of process circuit, and energy supply control module.
2. the no-feedback one-way data transmission set based on network interface according to claim 1, it is characterised in that：It is described
Processor module and FPGA data process circuit in Intranet circuit module contain cache, are dropped by multi-level buffer mechanism
It is low because Intranet receive data it is relatively slow caused by loss of data risk.
3. the no-feedback one-way data transmission set based on network interface according to claim 1, it is characterised in that：It is described
There is an alarm module in Intranet circuit module.
4. the no-feedback one-way data transmission set based on network interface according to claim 3, it is characterised in that：It is described
Warning circuit is sound light alarming circuit.
5. a kind of transmission method of the no-feedback one-way data based on network interface, for the inside net of outer network data to be carried out unidirectionally
Transmission, it is characterised in that comprise the following steps：
Step one, outer nets circuit module is transmitted after network interface and processor module receive the data of outer net computer
FPGA data process circuit is given, the data of outer net computer are not received within the predetermined time such as, processor module is then automatic
Generation heartbeat data packets are simultaneously sent to FPGA data process circuit；
Step 2 is grouped packing by the data that FPGA data process circuit will be received by the number of passage, then will be packed
Data are dealt into corresponding optical fiber sending module, and each packet repeats to send predetermined time；
Step 3 optical fiber sending module sends the data to matched optic fiber transceiver module by optical fiber；
The packet that each optic fiber transceiver modules of step 4 will be received is sent to FPGA data process circuit, FPGA data treatment
Circuit carries out independent verification to packet, judges whether this packet has received again after verifying successfully, if received,
This packet is then abandoned, the data packet group synthesis final data that then FPGA circuitry also receives each passage；
Step 5 .FPGA data processing modules are by final data transmission processe device module；
If step 7 processors judge that final data is not heartbeat data packets, final data is sent to interior by network interface
Net computer, otherwise abandons final data.
6. the transmission method of the no-feedback one-way data based on network interface according to claim 5, it is characterised in that step
Include step 6 after rapid five：
Whether processor module judges obtain final data in the predetermined time, as obtained final data if perform step 7, it is no
Then perform step 8；
Step 8 warning circuits are alarmed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611061846.1A CN106850156A (en) | 2016-11-28 | 2016-11-28 | No-feedback one-way data transmission set and transmission method based on network interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611061846.1A CN106850156A (en) | 2016-11-28 | 2016-11-28 | No-feedback one-way data transmission set and transmission method based on network interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106850156A true CN106850156A (en) | 2017-06-13 |
Family
ID=59146049
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611061846.1A Pending CN106850156A (en) | 2016-11-28 | 2016-11-28 | No-feedback one-way data transmission set and transmission method based on network interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106850156A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107493292A (en) * | 2017-09-03 | 2017-12-19 | 深圳市中锐源科技有限公司 | The information transmission system and method for isomery multichannel security isolation |
| CN109495450A (en) * | 2018-10-22 | 2019-03-19 | 智强通达科技（北京）有限公司 | A kind of unidirectional information transmission system of physical isolation |
| CN110191107A (en) * | 2019-05-16 | 2019-08-30 | 南瑞集团有限公司 | A kind of nuclear power Special safety Net Strobe System and data processing method |
| CN110460599A (en) * | 2019-08-13 | 2019-11-15 | 常州华龙通信科技股份有限公司 | Unidirectional transmission method is realized based on multi-level buffer and active and standby mechanism |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202143070U (en) * | 2011-07-18 | 2012-02-08 | 北京赛博兴安科技有限公司 | Unidirectional fiber channel data transmission system |
| CN203788294U (en) * | 2014-04-24 | 2014-08-20 | 武汉科源安信科技有限公司 | Unidirectional data transmission machine for optical transmission |
-
2016
- 2016-11-28 CN CN201611061846.1A patent/CN106850156A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202143070U (en) * | 2011-07-18 | 2012-02-08 | 北京赛博兴安科技有限公司 | Unidirectional fiber channel data transmission system |
| CN203788294U (en) * | 2014-04-24 | 2014-08-20 | 武汉科源安信科技有限公司 | Unidirectional data transmission machine for optical transmission |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107493292A (en) * | 2017-09-03 | 2017-12-19 | 深圳市中锐源科技有限公司 | The information transmission system and method for isomery multichannel security isolation |
| CN107493292B (en) * | 2017-09-03 | 2023-04-07 | 深圳市中锐源科技有限公司 | Heterogeneous multi-channel safety isolation information transmission system and method |
| CN109495450A (en) * | 2018-10-22 | 2019-03-19 | 智强通达科技（北京）有限公司 | A kind of unidirectional information transmission system of physical isolation |
| CN110191107A (en) * | 2019-05-16 | 2019-08-30 | 南瑞集团有限公司 | A kind of nuclear power Special safety Net Strobe System and data processing method |
| CN110460599A (en) * | 2019-08-13 | 2019-11-15 | 常州华龙通信科技股份有限公司 | Unidirectional transmission method is realized based on multi-level buffer and active and standby mechanism |
| CN110460599B (en) * | 2019-08-13 | 2021-11-09 | 常州华龙通信科技股份有限公司 | Method for realizing one-way transmission based on multi-level cache and main/standby mechanism |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106850156A (en) | No-feedback one-way data transmission set and transmission method based on network interface | |
| US4093823A (en) | Statistical multiplexing system for computer communications | |
| CN106776436A (en) | A kind of high-speed serial bus structure and its communication means suitable for multiple spot interconnection | |
| TW200951726A (en) | Wireless communication device and method of displaying wireless communication state | |
| CN109413178B (en) | Block chain data receiving and recording method and data receiving and recording system based on Internet of things | |
| CN107483358A (en) | A kind of data transmission method and device based on Internet of Things | |
| CN106598889A (en) | SATA (Serial Advanced Technology Attachment) master controller based on FPGA (Field Programmable Gate Array) sandwich plate | |
| CN101873299A (en) | Serial bus, communication method and system | |
| CN106776401B (en) | Method for message transmission and device | |
| CN107622032A (en) | The three line extended methods and circuit of a kind of I2C buses | |
| CN106162528A (en) | LoRa signal and Bluetooth signal modular converter, conversion method and sender unit | |
| CN115964333B (en) | Communication method of multi-chip neural network algorithm based on FPGA main control | |
| CN106375013A (en) | Non-feedback unidirectional data transmission device based on USB interface and transmission method | |
| CN105592558A (en) | Data transmission method, terminal and data transmission system | |
| Ding et al. | A hybrid-mode on-chip router for the large-scale FPGA-based neuromorphic platform | |
| CN1556624A (en) | Adaptive selection method of data transmission mode in ethernet redundance network system | |
| CN106327952A (en) | Demonstrator remote control method and demonstrator | |
| CN207039611U (en) | Communicator based on SFP optical modules | |
| CN112437061A (en) | Out-of-band communication method, system, storage medium and device based on DMX512 protocol | |
| CN112506839A (en) | One-to-many SPI bus switching method and device | |
| Lipovski et al. | Lookahead networks | |
| Acevedo et al. | Towards optimal design of avionics networking infrastructures | |
| CN116095015B (en) | Electronic sentinel data transmission efficiency improving method, device, equipment and storage medium | |
| CN105830368B (en) | Optical interconnection system, node, optical-fiber network controller and the method for transmitting data | |
| Wu et al. | Controller area network modeling and its application in cyber-physical power system co-simulation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170613 |
|
| RJ01 | Rejection of invention patent application after publication |