CN106842688A - The manufacture method of array display panel - Google Patents

The manufacture method of array display panel Download PDF

Info

Publication number
CN106842688A
CN106842688A CN201710199044.5A CN201710199044A CN106842688A CN 106842688 A CN106842688 A CN 106842688A CN 201710199044 A CN201710199044 A CN 201710199044A CN 106842688 A CN106842688 A CN 106842688A
Authority
CN
China
Prior art keywords
blocking block
layer
light
color
block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201710199044.5A
Other languages
Chinese (zh)
Inventor
不公告发明人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Foshan Lieutenant Technology Co., Ltd.
Original Assignee
Duanzhou Zhaoqing Lake Water Power Electromechanical Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Duanzhou Zhaoqing Lake Water Power Electromechanical Technology Co Ltd filed Critical Duanzhou Zhaoqing Lake Water Power Electromechanical Technology Co Ltd
Priority to CN201710199044.5A priority Critical patent/CN106842688A/en
Publication of CN106842688A publication Critical patent/CN106842688A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1335Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509Filters, e.g. light shielding masks
    • G02F1/133512Light shielding layers, e.g. black matrix
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1335Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509Filters, e.g. light shielding masks
    • G02F1/133514Colour filters
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1335Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133528Polarisers

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The invention discloses a kind of manufacture method of array display panel, the method is comprised the following steps:A, formation color membrane substrates;B, formation thin-film transistor array base-plate;C, color membrane substrates, thin-film transistor array base-plate stack combinations are integrated;D, liquid crystal layer is arranged between color membrane substrates and thin-film transistor array base-plate;Step A includes:A1, black-matrix layer is set on the first substrate, black-matrix layer includes at least four shading strips;A4, spacing hole is set on shading strip;A2, red, green, blue, white color blocking block are overlapped in black-matrix layer, and constitute first, second, third, fourth light-blocking block two-by-two;A3, common electrode layer, introns combination layer, the first orientation film layer are set gradually in color film layer;First, second, third, fourth light-blocking block is provided with limited post, and limited post is nested in spacing hole.The present invention is avoided that the phenomenon that part is peeled off occurs in color blocking block.

Description

The manufacture method of array display panel
Technical field
The present invention relates to display panel manufacture field, more particularly to a kind of manufacture method of array display panel.
Background technology
Traditional array display panel generally comprises color membrane substrates, liquid crystal layer, thin-film transistor array base-plate, backlight mould Group.The color membrane substrates, the thin-film transistor array base-plate, the backlight module stack combinations are integrated, the liquid crystal layer It is arranged between the color membrane substrates and the thin-film transistor array base-plate.
Wherein, color film layer is provided with the color membrane substrates, the color film layer is made up of multiple color blocking blocks, and color blocking block is extremely A few part is attached in shading strip.
In practice, when array display panel is subject to larger extruding force, color blocking block is easy to be separated in shading strip, this Color blocking block can be caused the phenomenon that part is peeled off occur.
Therefore, it is necessary to a kind of new technical scheme is proposed, to solve above-mentioned technical problem.
The content of the invention
It is an object of the invention to provide a kind of manufacture method of array display panel, it is avoided that color blocking block and shading strip Separate, the phenomenon that part is peeled off occur so as to avoid color blocking block.
To solve the above problems, technical scheme is as follows:
A kind of manufacture method of array display panel, the described method comprises the following steps:A, formation color membrane substrates;B, formation film Transistor (TFT) array substrate;C, the color membrane substrates, the thin-film transistor array base-plate stack combinations are integrated;D, by liquid crystal Layer is arranged between the color membrane substrates and the thin-film transistor array base-plate;The step A includes:A1, in first substrate Upper setting black-matrix layer, wherein, the black-matrix layer includes at least four shading strips;A2, in the first substrate and described Color film layer is set in black-matrix layer;A3, common electrode layer, introns combination layer, first are set gradually in the color film layer Orientation film layer, the interval sub-portfolio corresponding to the introns combination layer includes at least two introns, and the introns include Base and support column;The step a2 includes:A21, red color resistance block and green color blocking block are overlapped on into the black-matrix layer On, and constitute the first light-blocking block;A22, the green color blocking block and blue color blocking block are overlapped in the black-matrix layer, and Constitute the second light-blocking block;A23, the blue color blocking block is overlapped in the black-matrix layer with white color blocking block, and constituted Third gear light block;A24, the white color blocking block and the red color resistance block are overlapped in the black-matrix layer, and constituted Fourth gear light block;After the step a1, and before the step a2, the step A also includes:A4, in the screening Striation dorsad sets spacing hole in the one side of the first substrate;First light-blocking block, second light-blocking block, the described 3rd Light-blocking block, the fourth gear light block are provided with limited post, and the limited post is nested in the spacing hole.
In the manufacture method of above-mentioned array display panel, first light-blocking block is used for common with the black-matrix layer Stop the red color resistance block with the mutual light of green color blocking block directive.
In the manufacture method of above-mentioned array display panel, second light-blocking block is used for common with the black-matrix layer Stop the green color blocking block with the mutual light of blue color blocking block directive.
In the manufacture method of above-mentioned array display panel, the third gear light block is used for common with the black-matrix layer Stop the blue color blocking block with the white mutual light of color blocking block directive.
In the manufacture method of above-mentioned array display panel, the fourth gear light block is used for common with the black-matrix layer Stop the white color blocking block with the mutual light of red color resistance block directive.
It is brilliant by the color membrane substrates, the liquid crystal layer and the film in the manufacture method of above-mentioned array display panel The edge part of the liquid crystal cell of body pipe array base palte composition is additionally provided with fluid sealant;Before the step C, methods described also includes Following steps:E, the fluid sealant, the sealing are set between the color membrane substrates and the thin-film transistor array base-plate Glue is used to seal the liquid crystal cell, and the liquid crystal molecule is limited in the liquid crystal cell.
In the manufacture method of above-mentioned array display panel, the liquid crystal cell includes viewing area and non-display area, described non- Viewing area is arranged at the outside of the viewing area, and the fluid sealant is arranged at the non-display area.
In the manufacture method of above-mentioned array display panel, the fluid sealant includes at least four sealed sectionals, at least four institutes Sealed sectional is stated to join end to end.
In the manufacture method of above-mentioned array display panel, after the step D, methods described also includes following step Suddenly:F, in the color membrane substrates dorsad one side of the liquid crystal layer and the thin-film transistor array base-plate dorsad liquid crystal layer One side be respectively provided with first Polarizer and second Polarizer.
In the manufacture method of above-mentioned array display panel, after the step D, and before the step F, institute State method further comprising the steps of:G, the first clamping part of edge setting in first Polarizer;H, described The edge of one substrate sets the second clamping part;Wherein, first clamping part mutually blocks with second clamping part and sets.
Compared with the prior art, the present invention is avoided that color blocking block is separated with shading strip, is shelled so as to avoid color blocking block from part occur The phenomenon for falling.
Brief description of the drawings
Fig. 1 is the flow chart of the manufacture method of array display panel of the invention.
The flow chart of Fig. 2 is to form color membrane substrates in Fig. 1 the step of.
The flow chart of Fig. 3 on the first substrate and the black-matrix layer to set color film layer in Fig. 2 the step of.
Specific embodiment
With reference to the flow chart of the manufacture method that Fig. 1 and Fig. 2, Fig. 1 are array display panel of the invention, Fig. 2 is shape in Fig. 1 Into flow chart the step of color membrane substrates, Fig. 3 is that color film layer is set on the first substrate and the black-matrix layer in Fig. 2 The step of flow chart.
The array display panel includes the first Polarizer, the second Polarizer, color membrane substrates, liquid crystal layer, thin film transistor (TFT) Array base palte, backlight module and control circuit, the control circuit and the backlight module, the color membrane substrates and the film Transistor (TFT) array substrate is electrically connected with.
The manufacture method of array display panel of the invention is comprised the following steps:
A(Step 101), form the color membrane substrates, wherein, the color membrane substrates include first substrate, color film layer, black matrix" Layer, common electrode layer, introns combination layer, the first orientation film layer, the color film layer include red color resistance block, green color blocking block, Blue color blocking block, white color blocking block.
B(Step 102), form the thin-film transistor array base-plate.
C(Step 104), the color membrane substrates, the thin-film transistor array base-plate stack combinations are integrated.
D(Step 105), the liquid crystal layer is arranged at the color membrane substrates and the thin-film transistor array base-plate it Between.
F(Step 108), in the color membrane substrates dorsad one side of the liquid crystal layer and the thin-film transistor array base-plate Dorsad the one side of the liquid crystal layer is respectively provided with first Polarizer and second Polarizer.
The backlight module is formed, wherein, the backlight module includes light source, light guide plate, reflecting plate, scatter plate, described Light source is arranged on a side of the light guide plate, and the backlight module is used for by first Polarizer, the color film base The WBR light that plate, the liquid crystal layer, the thin-film transistor array base-plate and second Polarizer are constituted.
The backlight module is arranged on the one side of the second Polarizer dorsad thin-film transistor array base-plate.
The control circuit is electrical with the backlight module, the color membrane substrates and the thin-film transistor array base-plate Connection.
Wherein, the step of formation color membrane substrates include:
a1(Step 201), the black-matrix layer is set on the first substrate, wherein, the black-matrix layer include extremely Few four shading strips.
Card is set on the shading strip dorsad one side of the first substrate and sets groove.
a2(Step 203), the color film layer is set on the first substrate and the black-matrix layer.
a3(Step 204), the common electrode layer, the introns combination layer, institute are set gradually in the color film layer State the first orientation film layer.
Wherein, it is described to include the step of the color film layer is set on the first substrate and the black-matrix layer:
a21(Step 301), the red color resistance block overlapped in the black-matrix layer with the green color blocking block, and structure Into the first light-blocking block, first light-blocking block is used to stop that the red color resistance block is green with described jointly with the black-matrix layer The color color blocking mutual light of block directive;
a22(Step 302), the green color blocking block overlapped in the black-matrix layer with the blue color blocking block, and structure Into the second light-blocking block, second light-blocking block is used to stop the green color blocking block and the indigo plant jointly with the black-matrix layer The color color blocking mutual light of block directive;
a23(Step 303), the blue color blocking block overlapped in the black-matrix layer with the white color blocking block, and structure Into third gear light block, the third gear light block is used to stop that the blue color blocking block is white with described jointly with the black-matrix layer The color color blocking mutual light of block directive;
a24(Step 304), the white color blocking block and the red color resistance block overlapped in the black-matrix layer, and structure Into fourth gear light block, the fourth gear light block is used to stop that the white color blocking block is red with described jointly with the black-matrix layer The color color blocking mutual light of block directive;
First light-blocking block, second light-blocking block, the third gear light block, the fourth gear light block are provided with card and set convex Bar, the card sets raised line and sets groove and mutually block with the card and sets.
The shape and area for blocking the cross section for setting groove sets the shape and area of the cross section of raised line with the card respectively Correspondence.
The card sets groove and the card sets raised line and is curve-like.It is described in the shading strip dorsad first substrate Simultaneously it is upper set the step of card sets groove as:
The curvilinear card is set on the shading strip dorsad one side of the first substrate and sets groove.
The card sets groove and the card sets raised line and is polyline shaped.It is described in the shading strip dorsad first substrate Simultaneously it is upper set the step of card sets groove as:
The card that polyline shaped is set on the shading strip dorsad one side of the first substrate sets groove.
After described setting on the shading strip dorsad one side of the first substrate the step of card sets groove, Yi Ji It is described the step of the color film layer is set on the first substrate and the black-matrix layer before, it is described to form the color film The step of substrate, also includes:
Set in the card and viscose glue is set in groove.
The color membrane substrates also include planarization layer, are set on the first substrate and the black-matrix layer described After the step of color film layer, it is described formation the color membrane substrates the step of also include:
The planarization layer is set in the color film layer and the black-matrix layer.
It is described the common electrode layer, the introns combination layer to be set gradually in the color film layer, described first is matched somebody with somebody The step of to film layer, includes:
The common electrode layer is set on the planarization layer.
The introns combination layer, the introns corresponding to the introns combination layer are set in the common electrode layer Combination includes at least two introns(Spacer).
The first orientation film layer is covered on the introns and the common electrode layer.
The introns include base and support column, described that the introns combination layer is set in the common electrode layer The step of include:
The base is set in the common electrode layer.
The support column is set on the base.
The edge part of the liquid crystal cell being made up of the color membrane substrates, the liquid crystal layer and the thin-film transistor array base-plate Fluid sealant is additionally provided with, in the step for being integrated the color membrane substrates, the thin-film transistor array base-plate stack combinations Before rapid, methods described is further comprising the steps of:
E(Step 103), the fluid sealant is set between the color membrane substrates and the thin-film transistor array base-plate.It is described Fluid sealant is used to seal the liquid crystal cell, and the liquid crystal molecule is limited in the liquid crystal cell.
The liquid crystal cell includes viewing area and non-display area, and the non-display area is arranged at the outside of the viewing area, institute Fluid sealant is stated to be arranged at the non-display area.
The fluid sealant includes at least four sealed sectionals, and at least sealed sectional joins end to end described in four.
The light that second Polarizer is used to be provided the backlight module is converted into the first linearly polarized light.
The liquid crystal cell being made up of the color membrane substrates, the liquid crystal layer and the thin-film transistor array base-plate is used for institute State the polarization direction deflection of the first linearly polarized light(Rotation), to form the second linearly polarized light.
First Polarizer is used to pass through second linearly polarized light.
The backlight module also includes backboard.The step of formation backlight module, includes:
The reflecting plate is set on the backboard.
The scatter plate is set on the light guide plate.
The light source is fixed on the side wall of the backboard.The light source is LED(Light Emitting Diode, Light emitting diode)Lamp bar, the LED light bar includes at least two LED light-emitting particles.
First heat-conducting glue is set between the light source and the side wall, and first heat-conducting glue is used for the light source Heat is conducted into the side wall.
Or, the light source is arranged on the reflecting plate.
Second heat-conducting glue is set between the reflecting plate and the backboard, and second heat-conducting glue is used for the reflection The heat of the light source that plate is received is conducted into the backboard.
The light guide plate is arranged on the light source.
The control circuit includes time schedule controller, scanner driver and data driver.Methods described also includes following Step:
The time schedule controller is electrically connected with the scanner driver and the data driver.
The scanner driver and the data driver are electrically connected with the thin-film transistor array base-plate.
The thin-film transistor array base-plate is combined including pixel column.The pixel column combination includes at least two pixel columns, The pixel column includes at least two pixels.The scan line is electrically connected with the pixel in the pixel column.
The scanner driver includes the combination of the first driving chip, the first control chip.The first driving chip combination Including at least two first driving chips, first driving chip is used to generate scanning signal.First driving chip and institute State the electric connection of the first control chip.
Methods described is further comprising the steps of:
The scan line is electrically connected with first driving chip.
First control chip and the time schedule controller are electrically connected with.
Methods described is further comprising the steps of:
The scan line is transmitted the pixel into the pixel column by the scanning signal.
The thin-film transistor array base-plate is also combined including pixel column.The pixel column combination includes at least two pixels Row, the pixel column includes pixel at least described in two.The pixel during the data wire is arranged with the data is electrically connected with.
Methods described is further comprising the steps of:
The data wire is electrically connected with second driving chip.
Methods described is further comprising the steps of:
The data wire is by the pixel in the data signal transmission to the pixel column.
The thin-film transistor array base-plate include second substrate, scan line combination, the first insulating barrier, data wire combination, Second insulating barrier, pixel, the second orientation film layer.The pixel includes thin film transistor switch and pixel electrode.
The step of formation thin-film transistor array base-plate, includes:
The scan line combination is set on the second substrate, and the scan line combination includes at least two scan lines.
The thin film transistor switch is set on the second substrate, and the thin film transistor switch includes grid, half Conductor layer, source electrode, drain electrode, the grid are arranged on the second substrate, and the grid is connected with the scan line.Described half Conductor layer includes at least one in non-crystalline silicon, polysilicon, indium gallium zinc oxide.
The structure of the thin film transistor switch is top gate structure or bottom gate(Grid)Structure.The two neighboring pixel The structure of the thin film transistor switch is respectively top gate structure, bottom grating structure.
The data wire combination is set on the second substrate, and the data wire combination includes at least two data wires.
The pixel electrode is set on the second substrate.
The second orientation film layer is set on the second substrate.
It is described to be the step of the thin film transistor switch is set on the second substrate:
On the second substrate alternately setting structure for top gate structure the thin film transistor switch and structure be bottom gate The thin film transistor switch of structure.
The thin film transistor switch structure in the case of top gate structure, perpendicular to the second substrate and From on the direction that the second substrate points to the pixel electrode, the layer where the grid Wei Yu not the source electrode and/or institute The other top of layer where stating drain electrode.It is bottom gate in the structure of the thin film transistor switch(Grid)In the case of structure, Perpendicular to the second substrate and from the direction that the second substrate points to the pixel electrode, the layer where the grid Wei Yu not the source electrode and/or the other lower section of layer where the drain electrode.
It is bottom gate in the structure of the thin film transistor switch(Grid)It is described in the second substrate in the case of structure The step of upper setting thin film transistor switch, includes:
The grid is set on the second substrate.
First insulating barrier is set on the second substrate and the scan line and the grid.
The semiconductor layer is set on first insulating barrier.
Second insulating barrier is set on first insulating barrier and the semiconductor layer.
The source electrode and the drain electrode are set on second insulating barrier.
The step of formation thin-film transistor array base-plate, also includes:
In second insulating barrier, first through hole and the second through hole are set.
The first connecting line and the second connecting line are set in the first through hole and second through hole respectively.
The source electrode and the drain electrode are partly led with described by first connecting line and second connecting line respectively Body layer is connected.
The data wire is connected with the source electrode.
The pixel electrode is connected with the drain electrode.
It is described to be the step of the pixel electrode is set on the second substrate:
The pixel electrode is set on second insulating barrier.
It is described to be the step of the second orientation film layer is set on the second substrate:
The second orientation film layer is set on the pixel electrode.
The pixel electrode includes main electrode and branch electrodes, and the main electrode is connected with the branch electrodes, institute Straight line where stating branch electrodes has predetermined angle with the straight line where the main electrode, and the predetermined angle is in 5 degree To in the range of 85 degree.For example, the predetermined angle be 5 degree, 8 degree, 11 degree, 14 degree, 17 degree, 20 degree, 23 degree, 26 degree, 29 degree, 32 degree, 35 degree, 38 degree, 41 degree, 44 degree, 47 degree, 50 degree, 53 degree, 56 degree, 59 degree, 62 degree, 65 degree, 68 degree, 71 degree, 74 degree, 77 Degree, 80 degree, 83 degree, 85 degree.
The main electrode includes the first stem portion and the second stem portion, first stem portion and second stem portion Pixel region is divided at least four pixel partitions, the branch electrodes are arranged in the pixel partitions, branch's electricity One end of pole is connected with first stem portion or second stem portion, and the other end of the branch electrodes is towards away from described the The direction of one stem portion or second stem portion extends.In the pixel partitions, branch electrodes described in adjacent two are parallel.
At least 1 first is provided with thin-film transistor array base-plate position corresponding with the non-display area to be fanned out to Area and at least one second fanout area.
Methods described is further comprising the steps of:
The scan line, the data are set at thin-film transistor array base-plate position corresponding with the viewing area Line, the pixel.
Scanner driver and the first conductor combination are set in first fanout area.First conductor combination is included extremely Few two first wires.
First wire is connected with the scanner driver and the scan line.
Data driver and the second conductor combination are set in second fanout area.Second conductor combination is included extremely Few two second wires.
Second wire is connected with the data driver and the data wire.
The thin-film transistor array base-plate also includes an at least bucking electrode.Methods described is further comprising the steps of:
In at least side of the pixel electrode, the bucking electrode is set.
Specifically, the bucking electrode is arranged on the surrounding of the pixel electrode.
Specifically, it is described to be the step of at least side setting bucking electrode of the pixel electrode:
The bucking electrode is set on the region between two neighboring pixel.
The bucking electrode is used to protecting liquid crystal molecule in pixel corresponding with the bucking electrode from adjacent another One influence of the electric field action of pixel.That is, the bucking electrode is used to prevent one of two adjacent pixels The electric jamming produced to another one.
Wherein, the bucking electrode is pointing to the pixel electricity perpendicular to the second substrate and from the second substrate It is other positioned at different layers respectively from the pixel electrode on the direction of pole.For example, the bucking electrode is perpendicular to described second Substrate and being pointed to from the second substrate be located above or below the pixel electrode on the direction of the pixel electrode.
Improved as one kind, the card sets groove positioned at the middle part of the top surface of the shading strip.
The step of formation color membrane substrates, also includes:
The side of the shading strip is set to curved surface, the curved surface is convex outward or inner sunken face.The surface of the side It is set to smooth shape, i.e. the surface of the side is shiny surface.
The step of side by the shading strip is set to curved surface be:
The shading strip is cut by laser to form the shiny surface.
The step of formation color membrane substrates, also includes:
Transparent dielectric layer is set on the surface of the side, and the transparent dielectric layer constitutes a reflective mirror with the shading strip, The reflective mirror is used to be reflected back in the red color resistance block from the light of shading strip described in the red color resistance block directive, or Person is used to be reflected back in the green color blocking block from the light of shading strip described in the green color blocking block directive, or for inciting somebody to action It is reflected back in the blue color blocking block from the light of shading strip described in the blue color blocking block directive, or for will be from described white The light of shading strip is reflected back in the white color blocking block described in color color blocking block directive.
The surface of the transparent dielectric layer dorsad side of the shading strip includes first area and second area, described the One region is located at the transparent dielectric layer near the position of the first substrate, and the second area is located at the transparent dielectric layer Away from the position of the first substrate.
The step of formation color membrane substrates, also includes:
Light scattering part is set on the first area.The light scattering part is used for the light for being launched the speculum Diverging.
It is described to be the step of setting light scattering part on the first area:
Acid fog is sprayed the transparent dielectric layer, using transparent described in the acidic liquid particle erosion in the acid fog Dielectric layer, to form the light scattering part.The acid fog is the gas containing the acidic liquid particle, the acidity Acidic liquid corresponding to liquid particles is sulfuric acid or hydrochloric acid.
It is described also to include the step of the color film layer is set on the first substrate and the black-matrix layer:
The first activated carbon granule is set between the red color resistance block and the green color blocking block in first light-blocking block, First activated carbon granule is used to improve the adhesion between the red color resistance block and the green color blocking block.
The second activated carbon is set between the green color blocking block and the blue color blocking block in second light-blocking block Particle, second activated carbon granule is used to improve the adhesion between the green color blocking block and the blue color blocking block.
3rd activated carbon is set between the blue color blocking block and the white color blocking block in the third gear light block Particle, the 3rd activated carbon granule is used to improve the adhesion between the blue color blocking block and the white color blocking block.
4th activated carbon is set between the described white color blocking block and the red color resistance block in the fourth gear light block Particle, the 4th activated carbon granule is used to improve the adhesion between the white color blocking block and the red color resistance block.
First activated carbon granule, second activated carbon granule, the 3rd activated carbon granule, the 4th activity Charcoal particle is respectively provided with hole, the red color resistance block, the green color blocking block, the blue color blocking block, the white color blocking block At least a portion in corresponding material is embedded into the space.
It is described also to include the step of the color film layer is set on the first substrate and the black-matrix layer:
The equal nested net in the red color resistance block, the green color blocking block, the blue color blocking block and the white color blocking block Shape interlayer, the web sandwich is used to improving the red color resistance block, the green color blocking block, the blue color blocking block, described The structural strength of white color blocking block, to prevent red color resistance block, the green color blocking block, the blue color blocking block, the white There is the phenomenon that part is peeled off in color blocking block.
The web sandwich includes transparent plastic silk screen, it is described in the red color resistance block, it is the green color blocking block, described Blue color blocking block is the step of equal nested web sandwich with the white color blocking block:
The transparent plastic silk screen is nested in the red color resistance block, the green color blocking with flat condition, bending, curved In block, the blue color blocking block and the white color blocking block.
Transparent plastic silk in the transparent plastic silk screen surrounds multiple mesh, and the transparent plastic silk and the mesh are equal For the light through red color resistance block, the green color blocking block, the blue color blocking block and the white color blocking block described in directive Line.
Optionally, the card that set on the shading strip dorsad one side of the first substrate sets groove Step is substitutable for:
a4(Step 202), spacing hole is set on the shading strip dorsad one side of the first substrate, described first is in the light Block, second light-blocking block, the third gear light block, the fourth gear light block are provided with limited post, and the limited post is nested In in the spacing hole.
First Polarizer is arranged on the first substrate dorsad in the one side of the color film layer.
Methods described is further comprising the steps of:
G(Step 106), first Polarizer edge set the first clamping part.
H(Step 107), the first substrate edge set the second clamping part.
Wherein, first clamping part mutually blocks with second clamping part and sets.
Improved as one kind, the edge of first Polarizer is provided with kink, and first clamping part sets It is placed in the inner side of the kink.Second clamping part is arranged at the side of the first substrate.
In the pixel electrode, first stem portion is linear, and second stem portion is curve-like or broken line Shape.
Methods described is further comprising the steps of:
At least two sawtooth portions are set in the edge of the main electrode and the branch electrodes, sawtooth portion is uniform at least described in two It is distributed in the edge of the main electrode and the branch electrodes.The sawtooth portion is used to assemble electric charge, so that the trunk is electric Distribution of charges in pole and the branch electrodes is uniform.
Hydrophobic material layer is set on the surface in the sawtooth portion, the hydrophobic material layer is used to prevent the sawtooth portion from being formed Light-blocking matter, wherein, the light-blocking matter is formed by the charge attraction foreign matter that the tip in the sawtooth portion is assembled.It is described Foreign matter is, for example, thin-film transistor array base-plate particle produced in the fabrication process.Prevent the sawtooth portion aggregation different Thing is conducive to preventing light transmittance of the array display panel at the sawtooth portion from being reduced because the foreign matter shuts out the light.
Improved as one kind, the base of the introns is set to ring-type, described to be set in the common electrode layer The step of putting the introns combination layer also includes:
Pothole is set at the middle part of the base, the bottom surface of the pothole is round surface.
The first end of the support column is arranged in the pothole, the first end is also round surface, institute The second end for stating support column is in contact with the thin-film transistor array base-plate.
The support column is used for when the array display panel is squeezed active force so that the second end is pre- Determine in scope around first end skew, so as at least a portion of the squeezing action power be decomposed, be conducive to avoiding institute Squeezing action power is stated to concentrate on the support column and cause the support column to be broken.
The thin-film transistor array base-plate is also combined including an at least bearing carrier, and the bearing carrier combination includes one Main bearing structure and at least one standby bearing carrier.The standby bearing carrier is placed in the side of the main bearing structure.It is described Standby bearing carrier is used to hold the support column at the position where the support column deviates the main bearing structure Carry.
Methods described is further comprising the steps of:
The main bearing structure and the standby bearing carrier are set on the thin-film transistor array base-plate.
Improved as one kind, the array display panel also includes pressing component.
Methods described is further comprising the steps of:
The pressing component is formed, wherein, the pressing component includes inner top surface, medial surface and inner bottom surface, the inner top surface, institute State medial surface and the inner bottom surface surround half closed chamber, the inner top surface is provided with the first contact site and the second contact site, The inner bottom surface is provided with the 3rd contact site and the 4th contact site.Second contact site is in the inner top surface away from described interior At the position of side, first contact site is between the medial surface and second contact site.4th contact site At position positioned at the inner bottom surface away from the medial surface, the 3rd contact site connects in the medial surface with the described 4th Between contact portion.First contact site has the first pliability(First rigidity), second contact site is with the second softness Degree(Second rigidity), first pliability is more than second pliability(First rigidity is firm less than described second Property degree).3rd contact site has the 3rd pliability(3rd rigidity), the 4th contact site is with the 4th pliability (4th rigidity).3rd pliability is more than the 4th pliability(3rd rigidity is less than the described 4th rigidity Degree).
In the edge of the array display panel, the pressing component is set.
Methods described is further comprising the steps of:
The position that the medial surface, the inner bottom surface in the pressing component are contacted with the backboard also sets up the 3rd heat conduction Glue.3rd heat-conducting glue is used for the heat conduction produced by the light source of the side that will be arranged at the array display panel To the pressing component of the surrounding for being arranged at the array display panel, shown from the array with by the pressing component Four sides of panel distribute the heat.
Using the component that presses by first Polarizer, second Polarizer, the color membrane substrates, the film Transistor (TFT) array substrate and the backlight module press are integrated.Wherein, the edge part of the array display panel is nested in institute State in semiclosed chamber, the inner top surface is in contact with first Polarizer, the institute of the inner bottom surface and the backlight module Backboard is stated to be in contact.First contact site and second contact site are in contact with first Polarizer, and the described 3rd Contact site and the 4th contact site are in contact with the backboard.
First contact site and the 3rd contact site are provided commonly in second contact site and the 4th contact Portion the array display panel is pressed during cause the color membrane substrates the first substrate edge part and The edge part of the second substrate of the thin-film transistor array base-plate is tilted within a predetermined range, so that described first Further fit at the middle part of the middle part of substrate and the second substrate, i.e. avoid the middle part and described second of the first substrate The middle part of substrate tilts.
Methods described is further comprising the steps of:
Reflection shield is set at least side of the light-emitting diode light bar, the reflection shield is used for the LED light lamp The some light that bar is sent is reflexed in the light guide plate.
The reflection shield is mutually fixed with the side wall.
In the reflective scale of inner surface setting at least two of the reflection shield, at least described in two, reflective scale is in an array manner Arrangement.
Before the step of the inner surface setting at least two reflective scale in the reflection shield, methods described also includes Following steps:
Make the reflective scale.The reflective scale is shaped as regular polygon.The thickness in the centre of the reflective scale Thickness of the degree more than the edge of the reflective scale.The surface of the reflective scale is made up of at least two inclined-planes, at least Inclined-plane described in two is arranged around the centre in the form of circumference array.Described reflective scale with the inclined-plane is used for By the light produced by the light-emitting diode light bar from multiple angle reflections to the light guide plate in.
The surface of the reflective scale includes annular recess at least described in three, and the annular recess is around the reflective scale The centre, at least described in three the depth of annular recess from the centre of the reflective scale to described reflective The edge of scale is gradually reduced or gradually increases.
The inner surface setting of the reflection shield has at least two first coupling parts, and first coupling part is with array at least described in two Form is arranged, and the bottom surface of the reflective scale is provided with the second coupling part.
It is described to be the step of the inner surface setting at least two reflective scale of the reflection shield:
First coupling part is coupled with second coupling part.
Methods described is further comprising the steps of:
First control chip is electrically connected with the first driving chip at least described in two.
First control chip and the time schedule controller are electrically connected with.
The data driver includes the combination of the second driving chip, the second control chip.The second driving chip combination Including at least two second driving chips, second driving chip is used to generate data-signal.Second driving chip and institute State the electric connection of the second control chip.
Methods described is further comprising the steps of:
Second control chip is electrically connected with the second driving chip at least described in two.
Second control chip and the time schedule controller are electrically connected with.
Methods described is further comprising the steps of:
The time schedule controller generates clock signal, and the clock signal is supplied into the scanner driver and the data Driver.
First driving chip in the scanner driver generates scanning signal according to the clock signal.
Second driving chip in the data driver generates data-signal according to the clock signal.
The control circuit also includes ghost remover.Methods described is further comprising the steps of:
The ghost remover is electrically connected with the scanner driver and the data driver.
Methods described is further comprising the steps of:
The ghost remover generates ghost clear signal when the array display panel is in predetermined state, and is swept to described Retouch driver and the data driver provides the ghost clear signal.
The predetermined state is the closed mode or opening of the array display panel.
The ghost remover is in the scanner driver and the data driver respectively to thin film transistor (TFT) battle array Before row substrate provides the scanning signal and the data-signal, provided to the scanner driver and the data driver The ghost clear signal.
The ghost clear signal is used to remove the signal of video signal of the array display panel residual.
The ghost clear signal is used to open the thin film transistor switch in the thin-film transistor array base-plate, and For be input to the thin-film transistor array base-plate when the thin film transistor switch is opened the pixel electrode in, with The grey decision-making of the signal of video signal for being remained of the pixel electrode is rewritten, so as to be remained in removing the array display panel The signal of video signal.
The ghost clear signal is used to cause the electric charge corresponding to the signal of video signal that is remained of the pixel electrode Partial disappearance is neutralized, to remove the signal of video signal remained in the array display panel.
Improved as one kind, the array display panel also includes pressure sensor.Methods described is further comprising the steps of:
The pressure sensor is arranged in the fluid sealant.
The pressure sensor is electrically connected with the ghost remover of the control circuit.
Methods described is further comprising the steps of:
The pressure sensor generates the first sensing signal when first pressure is sensed, and is generated when second pressure is sensed Second sensing signal, and the 3rd sensing signal is generated when three pressure is sensed, and generated when four pressure is sensed 4th sensing signal.Wherein, the first pressure is the color membrane substrates to the fluid sealant pressure applied, described second Pressure be the thin-film transistor array base-plate to the fluid sealant pressure applied, the 3rd pressure is in the liquid crystal To the fluid sealant pressure applied when being squeezed, the 4th pressure is the external environment condition of the array display panel to layer To the fluid sealant pressure applied.
The pressure sensor to the ghost remover transmit first sensing signal, second sensing signal, 3rd sensing signal and the 4th sensing signal.
The ghost remover is receiving first sensing signal, second sensing signal, the 3rd sensing The signal of video signal of the array display panel residual is removed when signal and four sensing signal.
Improved as one kind, methods described is further comprising the steps of:
Structural reinforcement member is nested with the sealed sectional.The structural reinforcement member is spherical, the structural reinforcement member Material for metal, glass, ceramics in any one.The structural reinforcement member is used to strengthen the sealed sectional described Structural strength at non-display area, to keep the color membrane substrates and the thin-film transistor array base-plate in the non-display area The spacing value at place keeps constant, i.e. prevent the sealed sectional from color membrane substrates and described cannot be caused because being squeezed Spacing value of the thin-film transistor array base-plate at the non-display area keeps constant.
Improved as one kind, the backlight module also includes heat conducting pipe.Methods described is further comprising the steps of:
At least a portion of the heat conducting pipe is arranged on the junction between the base plate of the side wall and the backboard.It is described to lead Heat pipe is used to conduct the heat produced by the light-emitting diode light bar to the backboard, and institute is distributed with by the backboard State heat.
Junction between the side wall and the base plate sets groove.
At least a portion of the heat conducting pipe is nested in the groove.
Heat-conducting liquid is set in the heat conducting pipe, wherein, the heat-conducting liquid is water or oil.
By above-mentioned technical proposal, the present invention is avoided that color blocking block is separated with shading strip, portion occurs so as to avoid color blocking block Divide the phenomenon peeled off.
In sum, although the present invention it is disclosed above with preferred embodiment, but above preferred embodiment and be not used to limit The system present invention, one of ordinary skill in the art without departing from the spirit and scope of the present invention, can make various changes and profit Adorn, therefore protection scope of the present invention is defined by the scope that claim is defined.

Claims (10)

1. a kind of manufacture method of array display panel, it is characterised in that the described method comprises the following steps:
A, formation color membrane substrates;
B, formation thin-film transistor array base-plate;
C, the color membrane substrates, the thin-film transistor array base-plate stack combinations are integrated;
D, liquid crystal layer is arranged between the color membrane substrates and the thin-film transistor array base-plate;
The step A includes:
A1, black-matrix layer is set on the first substrate, wherein, the black-matrix layer includes at least four shading strips;
A2, the color film layer of setting on the first substrate and the black-matrix layer;
A3, common electrode layer, introns combination layer, the first orientation film layer, the introns are set gradually in the color film layer Interval sub-portfolio corresponding to combination layer includes at least two introns, and the introns include base and support column;
The step a2 includes:
A21, red color resistance block and green color blocking block are overlapped in the black-matrix layer, and constitute the first light-blocking block;
A22, the green color blocking block and blue color blocking block are overlapped in the black-matrix layer, and constitute the second light-blocking block;
A23, the blue color blocking block is overlapped in the black-matrix layer with white color blocking block, and constitute third gear light block;
A24, the white color blocking block and the red color resistance block are overlapped in the black-matrix layer, and constitute fourth gear light Block;
After the step a1, and before the step a2, the step A also includes:
A4, on the shading strip dorsad one side of the first substrate spacing hole is set;
First light-blocking block, second light-blocking block, the third gear light block, the fourth gear light block are provided with spacing Post, the limited post is nested in the spacing hole.
2. the manufacture method of array display panel according to claim 1, it is characterised in that first light-blocking block is used for Stop the red color resistance block with the mutual light of green color blocking block directive jointly with the black-matrix layer.
3. the manufacture method of array display panel according to claim 1, it is characterised in that second light-blocking block is used for Stop the green color blocking block with the mutual light of blue color blocking block directive jointly with the black-matrix layer.
4. the manufacture method of array display panel according to claim 1, it is characterised in that the third gear light block is used for Stop the blue color blocking block with the white mutual light of color blocking block directive jointly with the black-matrix layer.
5. the manufacture method of array display panel according to claim 1, it is characterised in that the fourth gear light block is used for Stop the white color blocking block with the mutual light of red color resistance block directive jointly with the black-matrix layer.
6. the manufacture method of array display panel according to claim 1, it is characterised in that by the color membrane substrates, institute The edge part for stating the liquid crystal cell of liquid crystal layer and thin-film transistor array base-plate composition is additionally provided with fluid sealant;
Before the step C, methods described is further comprising the steps of:
E, the fluid sealant is set between the color membrane substrates and the thin-film transistor array base-plate, the fluid sealant is used for The liquid crystal cell is sealed, the liquid crystal molecule is limited in the liquid crystal cell.
7. the manufacture method of array display panel according to claim 6, it is characterised in that the liquid crystal cell includes display Area and non-display area, the non-display area are arranged at the outside of the viewing area, and the fluid sealant is arranged at the non-display area Place.
8. the manufacture method of array display panel according to claim 6, it is characterised in that the fluid sealant is included at least Four sealed sectionals, at least sealed sectional joins end to end described in four.
9. the manufacture method of array display panel according to claim 1, it is characterised in that after the step D, institute State method further comprising the steps of:
F, in the color membrane substrates dorsad one side of the liquid crystal layer and the thin-film transistor array base-plate dorsad liquid crystal The one side of layer is respectively provided with first Polarizer and second Polarizer.
10. the manufacture method of array display panel according to claim 9, it is characterised in that after the step D, And before the step F, methods described is further comprising the steps of:
G, the first clamping part of edge setting in first Polarizer;
H, the second clamping part of edge setting in the first substrate;
Wherein, first clamping part mutually blocks with second clamping part and sets.
CN201710199044.5A 2017-03-29 2017-03-29 The manufacture method of array display panel Withdrawn CN106842688A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710199044.5A CN106842688A (en) 2017-03-29 2017-03-29 The manufacture method of array display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710199044.5A CN106842688A (en) 2017-03-29 2017-03-29 The manufacture method of array display panel

Publications (1)

Publication Number Publication Date
CN106842688A true CN106842688A (en) 2017-06-13

Family

ID=59141792

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710199044.5A Withdrawn CN106842688A (en) 2017-03-29 2017-03-29 The manufacture method of array display panel

Country Status (1)

Country Link
CN (1) CN106842688A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109979317A (en) * 2019-03-28 2019-07-05 北海惠科光电技术有限公司 Display panel and display device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109979317A (en) * 2019-03-28 2019-07-05 北海惠科光电技术有限公司 Display panel and display device

Similar Documents

Publication Publication Date Title
CN103514813B (en) Quantum rod luminous display unit
EP3130960A1 (en) Display device with curved edge portions
US20180059469A1 (en) Display device
CN106773429A (en) Liquid crystal display device
CN106908983A (en) The manufacture method of thin-film transistor LCD device
CN106707632A (en) Array display panel
CN106842688A (en) The manufacture method of array display panel
CN106773327A (en) Display device
US7808579B2 (en) Display using light guide and refractive index control
CN206696565U (en) Array display apparatus
CN206684427U (en) Thin-film transistor LCD device
CN206805086U (en) Array display panel
CN106842689A (en) The manufacture method of liquid crystal display panel
CN106707612A (en) Manufacture method of array display device
CN107065261A (en) The manufacture method of display device
CN206684448U (en) Liquid crystal display device
CN106773277A (en) Array display apparatus
CN107065280A (en) Liquid crystal display panel
CN206684445U (en) Film transistor display panel
CN206725892U (en) Liquid crystal display panel
CN106707650A (en) Thin film transistor liquid crystal display panel
CN106773363A (en) Display panel
CN206684447U (en) Film transistor display panel
CN206805065U (en) Display device
CN106707611A (en) Display panel manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20180614

Address after: 528137 19, two building, 49 Industrial Avenue, Leping Town, Sanshui District, Foshan, Guangdong

Applicant after: Foshan Lieutenant Technology Co., Ltd.

Address before: 526020 102 cards, No. 36 Fuxing street, Magang Town, Duanzhou District, Zhaoqing, Guangdong

Applicant before: Duanzhou Zhaoqing lake water power Electromechanical Technology Co., Ltd.

TA01 Transfer of patent application right
WW01 Invention patent application withdrawn after publication

Application publication date: 20170613

WW01 Invention patent application withdrawn after publication