CN106815387A - A kind of method using specifying View to carry out netlist output - Google Patents
A kind of method using specifying View to carry out netlist output Download PDFInfo
- Publication number
- CN106815387A CN106815387A CN201510871094.4A CN201510871094A CN106815387A CN 106815387 A CN106815387 A CN 106815387A CN 201510871094 A CN201510871094 A CN 201510871094A CN 106815387 A CN106815387 A CN 106815387A
- Authority
- CN
- China
- Prior art keywords
- netlist
- view
- output
- engineer
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
In integrated circuit design, either circuit simulation, or the later stage carries out LVS verification with domain, is required for the netlist of output circuit.In the design, for same unit（Cell）, design engineer often creates multiple Schematic View, is respectively used to the netlist output demand of circuit simulation and layout verification.In addition, in the debugging excessively of circuit simulation, in order to debug conveniently, generally it is also required to set up multiple Schematic View.This requires when netlist is exported engineer can flexibly select currently employed which View output netlist as needed.The present invention is under the premise of above-mentioned, there is provided a kind of to allow the engineer to set the method for output netlist View according to required, and allow engineer to set multiple View.It is that one kind is safer, more effectively, more economic netlist output intent.
Description
Technical field
The invention provides a kind of method using specifying View to carry out netlist output, according to design needs, the output of netlist is carried out using different View.Belong to circuit design field in eda tool.
Background technology
In integrated circuit design, either circuit simulation, or the later stage carries out LVS verification with domain, is required for the netlist of output circuit.In the design, for same unit（Cell）, design engineer often creates multiple Schematic View, is respectively used to the netlist output demand of circuit simulation and layout verification.In addition, in the debugging excessively of circuit simulation, in order to debug conveniently, generally it is also required to set up multiple Schematic View.This is required when netlist is exported, using the teaching of the invention it is possible to provide option, allows engineer currently employed which View output netlist can be flexibly selected as needed.
The present invention is under the premise of above-mentioned, there is provided a kind of to allow the engineer to set the method for output netlist View according to required, and allow engineer to set multiple View, when net is exported, can successively be searched according to the order of View settings.The present invention can remember that the View lists of engineer are set simultaneously.It is that one kind is safer, more effectively, more economic netlist output intent.
The content of the invention
The present invention discloses a kind of method using specifying View to carry out netlist output.When netlist is exported, it is allowed to which engineer sets to View, the need for meeting different netlists outputs.
Acquiescence View for netlist output is provided；
Ø
There is provided option is used to set the View of netlist output；
Ø
Support that set multiple View exports for netlist；
Ø
Support carries out the output of netlist according to the View tab sequentials for setting, and first looks for first View of list, can not find second View for then searching list, the like；
Ø
The View lists for setting are remembered in support.
Brief description of the drawings
Fig. 1 netlists output acquiescence View sets diagram
The same unit multiple View diagrams of Fig. 2
Fig. 3 top layers call the unit to illustrate
Fig. 4 sets the view tab diagram of Hspice netlists output
The Hspice netlists diagram of Fig. 5 correspondence outputs
Fig. 6 sets the view tab diagram of CDL netlists output
The CDL netlists diagram of Fig. 7 correspondence outputs
Specific implementation step：
According to design requirement, the order of output netlist is started in eda tool, corresponding View, output emulation netlist are set at the option that View is set.
Concrete function operation is as follows：
1.
One unit has multiple View, as shown in Figure 2；
2.
This unit is called in top layer circuit, as shown in Figure 3；
3.
The top layer circuit of the unit is selected, starts the order of output netlist, setting View is used to export Hspice netlists, as shown in Figure 4；
4.
Output netlist, obtains Hspice netlists, and netlist portion intercepts are as shown in Figure 5；
5.
Start the order of output netlist, setting View is used to export CDL netlists, as shown in Figure 6；
6.
Output netlist, obtains CDL netlists, and netlist portion intercepts are as shown in Figure 7.
Claims (1)
1. a kind of to use the method for specifying View to carry out netlist output, right characteristic is as follows：
1）Acquiescence View for netlist output is provided；
2）There is provided option is used to set the View of netlist output；
3）Support that set multiple View exports for netlist；
4）Support carries out the output of netlist according to the View tab sequentials for setting, and first looks for first View of list, can not find second View for then searching list, the like；
5）The View lists for setting are remembered in support.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510871094.4A CN106815387A (en) | 2015-12-02 | 2015-12-02 | A kind of method using specifying View to carry out netlist output |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510871094.4A CN106815387A (en) | 2015-12-02 | 2015-12-02 | A kind of method using specifying View to carry out netlist output |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106815387A true CN106815387A (en) | 2017-06-09 |
Family
ID=59108675
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510871094.4A Pending CN106815387A (en) | 2015-12-02 | 2015-12-02 | A kind of method using specifying View to carry out netlist output |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106815387A (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070124717A1 (en) * | 2005-11-30 | 2007-05-31 | Freescale Semiconductor, Inc. | Method and program product for protecting information in EDA tool design views |
| CN103853863A (en) * | 2012-12-05 | 2014-06-11 | 北京华大九天软件有限公司 | Implementation method for PDK (process design kit) automatic test interface |
| CN105092994A (en) * | 2014-04-30 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | ESD detection method and device and ESD debugging method and device |
-
2015
- 2015-12-02 CN CN201510871094.4A patent/CN106815387A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070124717A1 (en) * | 2005-11-30 | 2007-05-31 | Freescale Semiconductor, Inc. | Method and program product for protecting information in EDA tool design views |
| CN103853863A (en) * | 2012-12-05 | 2014-06-11 | 北京华大九天软件有限公司 | Implementation method for PDK (process design kit) automatic test interface |
| CN105092994A (en) * | 2014-04-30 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | ESD detection method and device and ESD debugging method and device |
Non-Patent Citations (1)
| Title |
|---|
| 张丽: "全定制模拟电路设计平台——熊猫EDA系统-九天系列工具", 《CAD/CAM与制造业信息化》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103268380B (en) | A kind of method for designing of the analog integrated circuit layout improving layout efficiency | |
| CN104850709B (en) | Building decoration engineering construction three-dimensional simulation method | |
| US9183339B1 (en) | System and method for preparing partially reconfigurable circuit designs | |
| CN105006961B (en) | A kind of multiple power supplies electric sequence control circuit and method | |
| CN104408273B (en) | The design method of via electric attribute on a kind of quick change PCB | |
| CN104391703B (en) | It is rapidly completed the apparatus and method of page layout | |
| CN103593527A (en) | Design method for one-click setting of different types of routing rule BGAs in PCB | |
| CN105653744A (en) | Method and device for designing layout | |
| CN103440169B (en) | A kind of method and device of process interrupt processing | |
| CN110889257B (en) | Method for generating netlist through FPGA circuit verification and circuit logic verification platform | |
| FI3000239T3 (en) | System and method for universal control of electronic devices | |
| CN106815387A (en) | A kind of method using specifying View to carry out netlist output | |
| CN103838459A (en) | Editing method supporting independent revocation and independent reworking on each design | |
| CN103677827B (en) | A kind of chip configuration method and device | |
| CN106250594A (en) | Automatically a kind of method detecting Place_Bound in PCB | |
| CN105260569A (en) | Method of automatically punching ground holes based on CadenceAllegro | |
| CN105320686A (en) | Method for optimizing selection of instances of java card | |
| CN104750750A (en) | GERBER file output method | |
| CN101359032B (en) | Debugging device for mobile communication data terminal circuit board and method thereof | |
| TW201227378A (en) | System and method for improving layout-flow | |
| KR101004663B1 (en) | Device for extracting coordinate and method for it | |
| CN103793574B (en) | Method and device for laying copper foils on single plate | |
| US10380292B1 (en) | Systems and methods for finite difference time domain simulation of an electronic design | |
| JP2010033411A (en) | Data creation method for lvs of circuit diagram | |
| CN104503338B (en) | A kind of function block sequencing performs method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170609 |
|
| WD01 | Invention patent application deemed withdrawn after publication |