CN106815161A - A kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity - Google Patents
A kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity Download PDFInfo
- Publication number
- CN106815161A CN106815161A CN201710047110.7A CN201710047110A CN106815161A CN 106815161 A CN106815161 A CN 106815161A CN 201710047110 A CN201710047110 A CN 201710047110A CN 106815161 A CN106815161 A CN 106815161A
- Authority
- CN
- China
- Prior art keywords
- hba
- sas
- buffer memory
- memory capacity
- cards
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
Abstract
The invention discloses a kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity, the HBA SAS cards of different buffer memory capacity, share a PCB design, the interface of the reserved multiple cache chips of PCB in design, the cache chip of different capabilities is selected in the PCBA stages, the HBA/SAS cards of different buffer memory capacity are realized.The present invention by reserving multiple cache chip interfaces on pcb board, the PCBA stages as needed, by the integrated mode up of the cache chip of different capabilities, realize the HBA/SAS card schemes of compatible difference buffer memory capacity；By way of BOM management and control, only with a PCB item number, the SAS/HBA cards of different buffer memory capacity are distinguished by different PCBA item numbers, significantly reduce stock, the management and control burden of design and reduce the input such as manpower.
Description
Technical field
The present invention relates to computer card technical field, and in particular to a kind of HBA SAS cards of compatible difference buffer memory capacity
Method for designing and structure.
Background technology
HBA cards refer to Fiber Interface Card earliest, now due to server hard disc species is various, HBA cartoons refer to that hard disk connects
Mouth agreement card, such as RAID card.SAS cards, SATA cards refer to connecing respectively the interface card of SAS hard disks, SATA hard disc.
Caching is exactly the buffering area (referred to as Cache) of data exchange, when a certain hardware will read data, can be postponed first
The middle data searched and need are deposited, is directly performed if it have found, then looked for from internal memory if can not find.Due to the operation for caching
Speed is more faster than internal memory, therefore the effect of caching is just to aid in hardware and quickly runs.
Due to the caching of different capabilities can be supported using the HBA/SAS cards of same chip, lifting memory bandwidth, property are reached
Can purpose, common method for designing is：The clamp of each buffer memory capacity is individually designed, will not share a PCB, can be generated
Different PCB, PCBA item numbers, so to stock control can bring very big pressure and there are various designs so that input
Human and material resources are greatly improved.
The content of the invention
The technical problem to be solved in the present invention is：The present invention is directed to problem above, there is provided a kind of compatible difference buffer memory capacity
HBA SAS cards methods for designing and structure.
The technical solution adopted in the present invention is：
A kind of HBA SAS card methods for designing of compatible difference buffer memory capacity, the HBA SAS cards of different buffer memory capacity share one
PCB design, in design, the interface of the reserved multiple cache chips of PCB, the cache chip of different capabilities is selected in the PCBA stages, real
The HBA/SAS cards of existing different buffer memory capacity.
PCBA=Printed Circuit Board Assembly, printed circuit board, that is to say, that PCB hollow plates are passed through
SMT upper parts are crossed, then by the whole processing procedure of DIP plug-in units, abbreviation PCBA processing procedures.
Methods described, only with a PCB item number, is distinguished not by way of BOM management and control by different PCBA item numbers
With the SAS/HBA cards of buffer memory capacity, significantly reduce stock, the management and control burden of design and reduce the input such as manpower.
BOM refers to Bill of Material, i.e. BOM, is mainly used to record all lower rank used in a product
Material and association attributes, that is, the subordinate relation of parent part and all components, unit dose and other attributes.
A kind of HBA SAS card structures of compatible difference buffer memory capacity, the HBA SAS card structures include SAS/HBA controls
Chip and reserved cache chip interface, wherein SAS/HBA control chips are the kernel processor chips of SAS/HBA cards, for counting
According to work such as treatment, computings.
Cache chip is used to record the data cached of SAS/HBA cards, when actually re-packing, according to the appearance of each SAS/HBA card
Amount demand, selects the cache chip of different capabilities, is increased and decreased accordingly, and maximum capacity is 16GB.
Beneficial effects of the present invention are：
The present invention by reserving multiple cache chip interfaces on pcb board, the PCBA stages as needed, by the slow of different capabilities
The mode that integrated chip gets on is deposited, the HBA/SAS card schemes of compatible difference buffer memory capacity are realized；By way of BOM management and control, only
With a PCB item number, the SAS/HBA cards of different buffer memory capacity are distinguished by different PCBA item numbers, significantly reduce stock,
The inputs such as the management and control burden and reduction manpower of design.
Brief description of the drawings
Fig. 1 is SAS/HBA card structure schematic diagrames.
Specific embodiment
Below according to Figure of description, with reference to specific embodiment, the present invention is further described：
Embodiment 1：
A kind of HBA SAS card methods for designing of compatible difference buffer memory capacity, the HBA SAS cards of different buffer memory capacity share one
PCB design, in design, the interface of the reserved multiple cache chips of PCB, the cache chip of different capabilities is selected in the PCBA stages, real
The HBA/SAS cards of existing different buffer memory capacity.
PCBA=Printed Circuit Board Assembly, printed circuit board, that is to say, that PCB hollow plates are passed through
SMT upper parts are crossed, then by the whole processing procedure of DIP plug-in units, abbreviation PCBA processing procedures.
Embodiment 2
On the basis of embodiment 1, the present embodiment methods described, only with a PCB item number, is passed through by way of BOM management and control
Different PCBA item numbers distinguish the SAS/HBA cards of different buffer memory capacity, significantly reduce stock, the management and control burden of design and subtract
The inputs such as few manpower.
BOM refers to Bill of Material, i.e. BOM, is mainly used to record all lower rank used in a product
Material and association attributes, that is, the subordinate relation of parent part and all components, unit dose and other attributes.
Embodiment 3
As shown in figure 1, a kind of HBA SAS card structures of compatible difference buffer memory capacity, the HBA SAS card structures include SAS/
HBA control chips and reserved cache chip interface, wherein SAS/HBA control chips are the kernel processor chips of SAS/HBA cards,
For work such as data processing, computings.
Embodiment 4
On the basis of embodiment 3, the present embodiment cache chip is used to record the data cached of SAS/HBA cards, when actually re-packing,
According to the capacity requirement of each SAS/HBA card, the cache chip of different capabilities is selected, increased and decreased accordingly, maximum capacity is
16GB。
Implementation method is merely to illustrate the present invention, and not limitation of the present invention, about the ordinary skill of technical field
Personnel, without departing from the spirit and scope of the present invention, can also make a variety of changes and modification, therefore all equivalent
Technical scheme fall within scope of the invention, scope of patent protection of the invention should be defined by the claims.
Claims (4)
1. a kind of HBA SAS card methods for designing of compatible difference buffer memory capacity, it is characterised in that the HBA of different buffer memory capacity
SAS cards, share a PCB design, and in design, the interface of the reserved multiple cache chips of PCB, different appearances are selected in the PCBA stages
The cache chip of amount, realizes the HBA/SAS cards of different buffer memory capacity.
2. HBA SAS card methods for designing of a kind of compatible difference buffer memory capacity according to claim 1, it is characterised in that
Methods described, only with a PCB item number, different cachings is distinguished by different PCBA item numbers and held by way of BOM management and control
The SAS/HBA cards of amount.
3. a kind of HBA SAS card structures of compatible difference buffer memory capacity, it is characterised in that the HBA SAS card structures include
SAS/HBA control chips and reserved cache chip interface, wherein SAS/HBA control chips are the core processings of SAS/HBA cards
Chip, for data processing, operation.
4. a kind of HBA SAS card structures of compatible difference buffer memory capacity according to claim 3, it is characterised in that caching
The selection of chip, according to the capacity requirement of each SAS/HBA card, selects the cache chip of different capabilities, and maximum capacity is 16GB.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710047110.7A CN106815161A (en) | 2017-01-22 | 2017-01-22 | A kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710047110.7A CN106815161A (en) | 2017-01-22 | 2017-01-22 | A kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106815161A true CN106815161A (en) | 2017-06-09 |
Family
ID=59111335
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710047110.7A Pending CN106815161A (en) | 2017-01-22 | 2017-01-22 | A kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106815161A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1904795A (en) * | 2005-07-29 | 2007-01-31 | 宏连国际科技股份有限公司 | Memory array module |
| US7216223B2 (en) * | 2004-04-30 | 2007-05-08 | Hewlett-Packard Development Company, L.P. | Configuring multi-thread status |
| CN202013742U (en) * | 2011-04-28 | 2011-10-19 | 浪潮电子信息产业股份有限公司 | Redundant array of independent disks (RAID) card with data caching protection |
| CN102436853A (en) * | 2011-11-15 | 2012-05-02 | 浪潮电子信息产业股份有限公司 | Design method of memory capacity variable SAS-RAID (Serial Attached SCSI (Small Computer System Interface)-Redundant Array of Independent Disk) card |
| CN104375578A (en) * | 2014-11-24 | 2015-02-25 | 浪潮电子信息产业股份有限公司 | High-speed large-capacity cache memory card |
-
2017
- 2017-01-22 CN CN201710047110.7A patent/CN106815161A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7216223B2 (en) * | 2004-04-30 | 2007-05-08 | Hewlett-Packard Development Company, L.P. | Configuring multi-thread status |
| CN1904795A (en) * | 2005-07-29 | 2007-01-31 | 宏连国际科技股份有限公司 | Memory array module |
| CN202013742U (en) * | 2011-04-28 | 2011-10-19 | 浪潮电子信息产业股份有限公司 | Redundant array of independent disks (RAID) card with data caching protection |
| CN102436853A (en) * | 2011-11-15 | 2012-05-02 | 浪潮电子信息产业股份有限公司 | Design method of memory capacity variable SAS-RAID (Serial Attached SCSI (Small Computer System Interface)-Redundant Array of Independent Disk) card |
| CN104375578A (en) * | 2014-11-24 | 2015-02-25 | 浪潮电子信息产业股份有限公司 | High-speed large-capacity cache memory card |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE112012001611B4 (en) | Optimizing the performance of storage adapters | |
| US10410693B2 (en) | Multiprocessor system with independent direct access to bulk solid state memory resources | |
| US7954114B2 (en) | Firmware socket module for FPGA-based pipeline processing | |
| US20150169231A1 (en) | Virtualized storage systems | |
| US9075528B2 (en) | High-efficiency virtual disk management system | |
| US7774575B2 (en) | Integrated circuit capable of mapping logical block address data across multiple domains | |
| CN105138469B (en) | A kind of data read-write method and mainboard | |
| CN105138555A (en) | Webpage multi-language internationalization loading method and apparatus | |
| CN103150395B (en) | Directory path analysis method of solid state drive (SSD)-based file system | |
| CN105162512A (en) | Multi-channel satellite remote sensing data processing and storing system and test method | |
| CN106133707A (en) | Cache management | |
| CN103336745A (en) | FC HBA (fiber channel host bus adapter) based on SSD (solid state disk) cache and design method thereof | |
| CN109471831B (en) | Data processing method and device | |
| US20120221809A1 (en) | Storage apparatus and data processing method of the same | |
| CN108984331A (en) | A kind of server hard disc number display device, method in order | |
| Lee et al. | ActiveSort: Efficient external sorting using active SSDs in the MapReduce framework | |
| US9483186B1 (en) | Selectable policies for identifiable storage command streams | |
| CN107862031A (en) | Method for processing business, device and server | |
| US8495259B2 (en) | Implementing storage adapter performance optimization with hardware chains to select performance path | |
| CN107291392A (en) | A kind of solid state hard disc and its reading/writing method | |
| CN102053929A (en) | IO cache operation method and system based on DM layer of Linux system | |
| US9671958B2 (en) | Data set management | |
| CN106815161A (en) | A kind of the HBA SAS cards methods for designing and structure of compatible difference buffer memory capacity | |
| CN109144908A (en) | A kind of data-storage system and method based on cascade Expander | |
| CN104267911B (en) | Data storage controller and its data processing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170609 |
|
| RJ01 | Rejection of invention patent application after publication |