CN106650139A - Existence inspection method for solution of equation set in automated design of integrated circuit - Google Patents
Existence inspection method for solution of equation set in automated design of integrated circuit Download PDFInfo
- Publication number
- CN106650139A CN106650139A CN201611243086.6A CN201611243086A CN106650139A CN 106650139 A CN106650139 A CN 106650139A CN 201611243086 A CN201611243086 A CN 201611243086A CN 106650139 A CN106650139 A CN 106650139A
- Authority
- CN
- China
- Prior art keywords
- solution
- container
- integrated circuit
- equation group
- inspection method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses an existence inspection method for a solution of an equation set in the automated design of an integrated circuit. The method comprises the following steps that: according to the connection relationship of a device, constructing a container; according to the container, judging whether the device forms a special loop to cause an equation set to have no solutions; and according to the device, judging whether optimization forms the special loop to cause the equation set to have no solutions. By use of the method disclosed by the invention, in the automated product of the integrated circuit, the reasonability of circuit design is inspected, especially, the existence of the solution of the equation set due to the special loop is inspected so as to reduce an ergodic process and improve circuit design efficiency.
Description
Technical field
The present invention relates to integrated circuit automated production design field, more particularly to solution of equations in a kind of the Automation Design
Existence inspection method.
Background technology
Circuit equation group existence of solution inspection is the important ring in integrated circuit automated production design cycle.Efficiently
Accurately checking can in advance detect the non-existent situation of solution of equations, pinpoint the problems in time and solve problem, can be very big
Ground shortens the cycle of design of electronic circuits, reduces the risk of design failure.As technique is constantly in progress towards nanoscale, electronics
The scale of circuit is also drastically expanding in circuit design, and what circuit designers were faced is big and the topological connection relation of complexity.
In current integrated circuit automatic field, most products are all filling equation group according to modified nodal formulation
's.Due to the difference of each class components and parts filling mode, matrix is occurred in some cases without solution, and then cause circuit design
Failure.And due to the continuous increase of circuit scale, designer again it is difficult to ensure that the reasonability and correctness of design 100%, therefore,
Integrated circuit automated production needs to carry out equation group existence of solution inspection in advance.And most integrated circuit automatic production
The circuit optimization of some all can be carried out in product in the case where precision is ensured, such optimization operation is also required to guarantee and is not result in electricity
Occur that loop of the equation group without solution can be made in road, therefore, the inspection of circuit equation group existence of solution is not a sexual behaviour, its
Efficiency is particularly important to circuit simulation.Traditional equation group existence of solution inspection is gone out from certain Single port of a components and parts
Send out, other devices of depth or breadth traversal its connection, to determine whether that loop occurs.If desired repeatedly check and be accomplished by
Multiple traversal, inefficiency.
The content of the invention
In order to solve the deficiency of prior art presence, it is an object of the invention to provide a kind of integrated circuit the Automation Design
Middle equation group existence of solution inspection method, can help designer to carry out fast and effeciently error analysis and positioning, and energy
Enough support is provided for the further circuit optimization of integrated circuit automated production, and then the efficiency of circuit design can be improved.
For achieving the above object, equation group existence of solution reviewing party in the integrated circuit the Automation Design that the present invention is provided
Method, comprises the following steps：
（1）Container is built according to the annexation of device；
（2）According to the container, judge whether device forms special loop and can cause equation group without solution；
（3）According to the container, judge whether optimization can form special loop and cause equation group without solution.
Further, in the step（1）It is further comprising the steps：
Container is initialized, the container after initialization is sky；
Device in traversal netlist, the characteristic of analysis device；
Container is built according to the annexation of device.
Further, in the step（2）It is further comprising the steps：
It is judged as YES, then reports an error and exit；
It is judged as NO, then travels through next device, and more new container.
Further, in the step（3）It is further comprising the steps：
It is judged as YES, then cancels the optimization to device；
It is judged as NO, then shorted device, more new container, the next device of optimization.
Further, in the step（2）In, by judging whether two ports of device there is same attribute to judge
With the presence or absence of special loop.
Further, in the step（3）In, it is same by the way that whether two ports of the device for judging to need short circuit have
One attribute is judging whether the optimization to device forms special loop.
The present invention proposes equation group existence of solution inspection method in a kind of integrated circuit the Automation Design, with following
Technique effect：
First, using the port information of efficiently easy-to-use each device of container storage.Traditional inspection is from a components and parts
Certain Single port sets out, other devices of depth or breadth traversal its connection, if desired repeatedly checks, is necessarily required to multiple time
Go through.The container that the present invention is adopted only need to be set up once, only need simply to update if there is the change of device annexation later, replace
For the multiple ergodic process of traditional algorithm.Compared to traditional method, clear process unification of the present invention, criterion is simple,
And it is easily controllable.
Second, high efficiency ease for use：Traditional checks by the way of depth or breadth traversal, for small scale in circuitry
Realize it is relatively easy, but run into large-scale circuit and realize complicated, and need repeatedly traversal, inefficiency for repeatedly checking.
In we are bright, the annexation of device in circuit is set up using efficient container.Can fast and accurately be sentenced based on the container
Break and in circuit with the presence or absence of special loop so as to cause equation group without solution, while can quickly judge to change a certain components and parts
Annexation after whether can cause special loop occur.The container only need to be set up once, without multiple traversal, when necessary
Carry out simple renewal.Algorithm is realized simple, it is easy to control, efficiently easy-to-use, and can support the different demands of different problems,
It is compatible strong.
Other features and advantages of the present invention will be illustrated in the following description, also, the partly change from specification
Obtain it is clear that or being understood by implementing the present invention.
Description of the drawings
Accompanying drawing is used for providing a further understanding of the present invention, and constitutes a part for specification, and with the present invention's
Embodiment together, for explaining the present invention, is not construed as limiting the invention.In the accompanying drawings：
Fig. 1 is according to equation group existence of solution inspection method flow chart in integrated circuit the Automation Design of the invention；
Fig. 2 is to make special loop exemplary plot of the equation group without solution according to the present invention；
Fig. 3 is coefficient matrix filling exemplary plot corresponding with Fig. 2；
Fig. 4 is to whether there is the flow chart for causing special loop of the equation without solution according to the inspection netlist of the present invention；
Whether Fig. 5 is to be formed to cause special loop flow chart of the equation without solution in circuit optimization according to the inspection of the present invention.
Specific embodiment
The preferred embodiments of the present invention are illustrated below in conjunction with accompanying drawing, it will be appreciated that preferred reality described herein
Apply example and be merely to illustrate and explain the present invention, be not intended to limit the present invention.
Fig. 1 be according to the present invention integrated circuit the Automation Design in equation group existence of solution inspection method flow chart,
Below with reference to Fig. 1, equation group existence of solution inspection method in the integrated circuit the Automation Design of the present invention is carried out in detail
Description.
First, in step 101, a container is initialized, when initial, container is sky；All devices in traversal netlist, point
The characteristic of parser part, according to the annexation of device progressively Member Container.We are set in this container, if there is two node tools
There is same attribute, then it is assumed that there is special loop in circuit, it will cause equation group without solution.
In step 102, correspondence Fig. 4 is to whether there is to cause special loop of the equation without solution according to the inspection netlist of the present invention
Flow chart, as shown in figure 4, decision circuitry whether there is special loop, if there is special loop, then report an error and exit；If
There is no special loop, then travel through next device, and more new container.
In step 103, whether correspondence Fig. 5 is to be formed to cause equation without solution in circuit optimization according to the inspection of the present invention
Special loop flow chart, as shown in figure 5, judging whether a certain optimization can form special loop, that is, judges that needs a short circuit
Whether device two ends have in a reservoir same attribute：If forming special loop, optimizing the device can cause equation group without solution,
Then cancel the optimization to the device；Otherwise, after the short circuit device and more new container, continue to optimize next device.
Fig. 2 is to make special loop exemplary plot of the equation group without solution according to the present invention, and Fig. 3 is coefficient square corresponding with Fig. 2
Battle array filling exemplary plot, as shown in Fig. 2 there is two voltage source parallel connections in circuit, can form the coefficient square shown in Fig. 3 after filling
Battle array.From for mathematical angle, the coefficient matrix row f1 and row f2 linear correlations shown in Fig. 3, its corresponding equation group is without solution.
Equation group existence of solution inspection method in the integrated circuit the Automation Design of the present invention, with simple efficient container
Replace traditional linear sweep, complicated circuit information is converted into structural relation figure, its generating algorithm includes the following steps：
Components and parts in traversal netlist, according to device annexation container is built；According to the device that existing container judges newly to traverse
Whether part forms special loop, i.e., whether it can cause equation group without solution：It is to report an error and exit；When circuit optimization is done, root
Judge whether the suboptimization can form special loop and cause equation group without solution according to container, so as to decide whether to continue the suboptimum
Change.
One of ordinary skill in the art will appreciate that：The foregoing is only the preferred embodiments of the present invention, and without
In the present invention is limited, although being described in detail to the present invention with reference to the foregoing embodiments, for those skilled in the art
For, it still can modify to the technical scheme that foregoing embodiments are recorded, or which part technical characteristic is entered
Row equivalent.All any modification, equivalent substitution and improvements within the spirit and principles in the present invention, made etc., all should include
Within protection scope of the present invention.
Claims (6)
1. equation group existence of solution inspection method in a kind of integrated circuit the Automation Design, comprises the following steps：
（1）Container is built according to the annexation of device；
（2）According to the container, judge whether device forms special loop and can cause equation group without solution；
（3）According to the container, judge whether optimization can form special loop and cause equation group without solution.
2. equation group existence of solution inspection method in integrated circuit the Automation Design according to claim 1, its feature
It is, in the step（1）It is further comprising the steps：
Container is initialized, the container after initialization is sky；
Device in traversal netlist, the characteristic of analysis device；
Container is built according to the annexation of device.
3. equation group existence of solution inspection method in integrated circuit the Automation Design according to claim 1, its feature
It is, in the step（2）It is further comprising the steps：
It is judged as YES, then reports an error and exit；
It is judged as NO, then travels through next device, and more new container.
4. equation group existence of solution inspection method in integrated circuit the Automation Design according to claim 1, its feature
It is, in the step（3）It is further comprising the steps：
It is judged as YES, then cancels the optimization to device；
It is judged as NO, then shorted device, more new container, the next device of optimization.
5. equation group existence of solution inspection method in integrated circuit the Automation Design according to claim 1, its feature
It is, in the step（2）In, by judging whether two ports of device have same attribute special to judge whether
Loop.
6. equation group existence of solution inspection method in integrated circuit the Automation Design according to claim 1, its feature
It is, in the step（3）In, whether have same attribute right to judge by two ports of the device for judging to need short circuit
Whether the optimization of device forms special loop.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611243086.6A CN106650139B (en) | 2016-12-29 | 2016-12-29 | The existence inspection method of solution of equations in a kind of integrated circuit the Automation Design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611243086.6A CN106650139B (en) | 2016-12-29 | 2016-12-29 | The existence inspection method of solution of equations in a kind of integrated circuit the Automation Design |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106650139A true CN106650139A (en) | 2017-05-10 |
| CN106650139B CN106650139B (en) | 2019-10-25 |
Family
ID=58837083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611243086.6A Active CN106650139B (en) | 2016-12-29 | 2016-12-29 | The existence inspection method of solution of equations in a kind of integrated circuit the Automation Design |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106650139B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107977533A (en) * | 2017-12-21 | 2018-05-01 | 北京华大九天软件有限公司 | A kind of method that equation group computation complexity is reduced in IC design |
| CN113536722A (en) * | 2021-07-08 | 2021-10-22 | 北京华大九天科技股份有限公司 | Method for parameter evaluation based on dependency relationship |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102411663A (en) * | 2011-12-31 | 2012-04-11 | 中国科学院微电子研究所 | Calculation multiplexing method, device and system for accelerating circuit simulation in circuit trimming |
| CN103380427A (en) * | 2010-11-09 | 2013-10-30 | 芯片工程公司 | Circuit visualization using flightlines |
-
2016
- 2016-12-29 CN CN201611243086.6A patent/CN106650139B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103380427A (en) * | 2010-11-09 | 2013-10-30 | 芯片工程公司 | Circuit visualization using flightlines |
| CN102411663A (en) * | 2011-12-31 | 2012-04-11 | 中国科学院微电子研究所 | Calculation multiplexing method, device and system for accelerating circuit simulation in circuit trimming |
Non-Patent Citations (2)
| Title |
|---|
| 刘伟平, 周振亚, 蔡懿慈: "一种基于混合仿真技术的电路并行后仿真加速算法", 《计算机辅助设计与图形学学报》 * |
| 杨柳: "新一代高性能并行电路仿真工具", 《中国集成电路》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107977533A (en) * | 2017-12-21 | 2018-05-01 | 北京华大九天软件有限公司 | A kind of method that equation group computation complexity is reduced in IC design |
| CN107977533B (en) * | 2017-12-21 | 2020-06-16 | 北京华大九天软件有限公司 | Method for reducing equation set calculation complexity in integrated circuit design |
| CN113536722A (en) * | 2021-07-08 | 2021-10-22 | 北京华大九天科技股份有限公司 | Method for parameter evaluation based on dependency relationship |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106650139B (en) | 2019-10-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Vanfretti et al. | Decision tree-based classification of multiple operating conditions for power system voltage stability assessment | |
| CN103218398B (en) | Intelligent substation SCL (substation configuration description language) file difference comparison method | |
| Hong et al. | Failure cascade in interdependent network with traffic loads | |
| CN105868449B (en) | A kind of optimization method and system of standard cell lib | |
| CN104881507A (en) | Method and apparatus for repairing hold time violations in circuit | |
| CN104537155A (en) | High-speed train rapid design method and system | |
| CN103218478B (en) | Depth Priority Searching and the search system of topological isolated island is eliminated for power distribution network | |
| CN106650139A (en) | Existence inspection method for solution of equation set in automated design of integrated circuit | |
| CN105226647A (en) | Topology analyzing method during a kind of high-performance electric network implementation | |
| CN104658033A (en) | Method and device for global illumination rendering under multiple light sources | |
| CN106982143A (en) | A kind of method of utilization topological realization telecommunications index monitoring | |
| CN105045350A (en) | PCIE (Peripheral Component Interface Express) extension method and PCIE extension system | |
| CN103559727B (en) | A kind of ladder diagram data structure describes and scanning analytic method | |
| CN114202027A (en) | Execution configuration information generation method, model training method and device | |
| CN105117509A (en) | Matrixing method for automatically judging logic of last breaker | |
| CN103220685A (en) | Sensor network software model test method based on dynamic programming | |
| CN115879547A (en) | Open world knowledge graph complementing method and system based on LSTM and attention mechanism | |
| CN104578055A (en) | Power system transient stability simulation method based on network node numbering optimization | |
| CN103984828A (en) | Uniform-temperature core mapping method and system for three-dimensional network on chip | |
| CN103605560B (en) | A kind of relay protection and the cascading failure parallel simulation method of automatic safety device | |
| Astanaliev | Important principles of innovative reforms in the process of electronic document management in railway automation and telemechanics | |
| CN103838897A (en) | Layered antenna checking method of integrated circuit layout graph verification | |
| CN106227919B (en) | Manifold learning-based dynamic simulation visualization method for power system | |
| JP2013239227A (en) | Virtual failure address generation system, redundancy analysis simulation system, and method thereof | |
| CN109858822A (en) | A kind of electric power in information society emerging system reliability estimation method based on stream association analysis |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CB03 | Change of inventor or designer information | ||
| CB03 | Change of inventor or designer information |
Inventor after: Liu Lin Inventor after: Xu Qidi Inventor after: Zhou Zhenya Inventor after: Shao Xue Inventor before: Liu Lin Inventor before: Xu Qidi Inventor before: Zhou Zhenya Inventor before: Shao Xue |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee after: Beijing Huada Jiutian Technology Co.,Ltd. Address before: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee before: HUADA EMPYREAN SOFTWARE Co.,Ltd. |