CN106606818A - Visual prosthesis optic nerve stimulator circuit - Google Patents

Visual prosthesis optic nerve stimulator circuit Download PDF

Info

Publication number
CN106606818A
CN106606818A CN201510693292.6A CN201510693292A CN106606818A CN 106606818 A CN106606818 A CN 106606818A CN 201510693292 A CN201510693292 A CN 201510693292A CN 106606818 A CN106606818 A CN 106606818A
Authority
CN
China
Prior art keywords
circuit
current
optic nerve
voltage
stimulation device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510693292.6A
Other languages
Chinese (zh)
Inventor
田荣侠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201510693292.6A priority Critical patent/CN106606818A/en
Publication of CN106606818A publication Critical patent/CN106606818A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electrotherapy Devices (AREA)

Abstract

The invention provides a visual prosthesis optic nerve stimulator circuit. The optic nerve stimulator circuit is composed of a band-gap reference circuit, a multi-reference generating circuit, an ASK demodulation circuit, a digital-to-analog converter (DAC), a voltage-controlled oscillation circuit and a positive and negative current pulse generating circuit. A stimulator can generate multiple paths of two-way current pulses with the balanced charge and can change the current magnitude duration, the current magnitude ranges from 10 microamps to 1,022 microamps, the pulse duration ranges from 20 microseconds to 400 microseconds, the pulse frequency is lower than 350 Hz, and the circuit can stably work at the wider supply voltage within the electrode impedance conversion range.

Description

Optic nerve stimulation device circuit in a kind of vision prosthesis
Technical field
The present invention relates to optic nerve stimulation device circuit in a kind of vision prosthesis, it is adaptable to biological field.
Background technology
Today, society's science and technology is highly developed, but for blind persons, lives again without improvement, and what they still relied primarily in daily life is explore the way rod and simple tactile.National governments all start to pay attention to blind and vision impairment this problem, and its own Jing produces serious influence to society and public health.National governments help blind policy and a large amount of funds of input to carry out the modes such as blind research of the controlling, " vision 2020 that active response WHO was initiated in 1999 by formulating:Enjoy the right seen " l37 this global engagement; i.e. to the year two thousand twenty the whole world eradicate can avoid it is blind; it is so-called to avoid blind just referring to from patient is not become blind person or is recovered lost eyesight by preventing or treating, mainly including cataract, trachoma, river blind (existing only in some Africa and minority Latin American countries), blind child, low visual acuity and ametropia.September in the same year, Chinese Government director has signed word on this activity declaration, meanwhile, in the 17th Session of the General Assembly report being a member of a political party, also there is one to support that the report of Vision2020 activities is entitled:" developing the spirit of humanitarianism, develop Undertakings for Disabled Persons ".This is the important embodiment shown loving care for people with disability during socialism with Chinese characteristics is built and pay attention to undertakings for disabled people.The research of visual function recovery is the demand for meeting society, will be brought glad tidings for blind person patient, enables their the fair societies that enjoy to bring their right, can participate in social activity, can personally enjoy the superiority of socialism.
Recent years, experts and scholars treat blind trouble still up to now by carrying out various researchs, such as photodynamics, gene, medicine mode, to RP, AMD diseases or due to wound, caused visual impairment patient still makes it recover lost eyesight without effective measures.In order that the vision of blind person is improved, delay even up to treat their ophthalmic, in recent years whole world scientist is devoted to studying, exploration vision prosthesis substitute method of the retinal function to repair visual performance, its principle is to gather external image information using vision prosthesis, carry out coded treatment, the galvanism for applying certain amplitude and frequency is organized to optic nerve by micro-current micro stimulator, make Visual Neuron excited, so that patient produces visual experience, i.e. phosphene.Phosphene refers to the visual experience produced by the fixed point electricity irritation of electrode, and it is point-like or the small light spot of other simple shapes, and its size, brightness and color etc. are changed due to the impact of the factors such as parameters of electrical stimulation.Therefore, so-called visual experience is exactly the image of the pixelation produced by vision prosthesis, and the image is made up of some independent luminous points.
Optic nerve prosthese is to carry out a kind of restorative procedure of functional electrical stimulation at retrobulbar optic nerve position, compared with visual cortex prosthese and retina prosthese, the advantage of optic nerve prosthese is that the risk of operation is little, the field range of covering is big, and the stimulation for needing to close value low, it is not necessary to contact the tissue of pathological changes.But it is because that nerve tract size is limited, it is impossible to many electrodes of unconfined implantation, this becomes a bottleneck problem of the development of optic nerve prosthese, therefore the design of material, the form and dimension of microelectrode etc. remains a great problem that optic nerve is repaired.
The content of the invention
The present invention provides optic nerve stimulation device circuit in a kind of vision prosthesis, the stimulator can produce the double current impulsing of multichannel charge balance, the width persistent period of electric current can be changed, the amplitude range 10uA-1022uA of electric current, pulse duration scope 20us-400us, pulse frequency punching be less than 350Hz, and can in compared with wide power voltage and electrode impedance transformation range steady operation.
The technical solution adopted in the present invention is:
Optic nerve stimulation device circuit mainly includes band-gap reference circuit, many reference generating circuits, ASK demodulator circuits, digital to analog converter (DAC), Voltage-Controlled oscillation circuit and reversal pulse-generating circuit in vision prosthesis.
Smoothly start to ensure reference source circuit to break away from initial lock state in the band-gap reference circuit, circuit generally needs start-up circuit.Ml-M4 forms partial pressure and provides biasing for M5, makes M5 open to form DC channel, and makes whole circuit enter normal operating conditions, and after circuit enters normal operating conditions, start-up circuit will be closed.The NMOS Cascodes that M6-M9 is constituted can make the tube voltage drop of NMOS tube keep constant in mains voltage variations.M10-M13 constitutes PMOS common-source common-gate current mirrors, is bipolar transistor Ql, and Q2 provides biasing, to ensure that flowing through two branch road bias currents of a reference source has identical temperature characterisitic, and reduces the sensitivity to power supply.Resistance R2 and R3 are used to maintain appropriate voltage, make all of MOSFET all be operated in saturated mode.So, when reference circuit stable state is exported, a bias current unrelated with power supply, with PTAT can be produced.M14, the bias current of M15 mirror image PTAT current sources, the voltage of positive temperature coefficient, the Vbe of bipolar transistor Q3 provides negative temperature coefficient, with colelctor electrode area ratio n of bipolar transistor, obtain and flow through resistance R4 with temperature and power source change very little, form the reference voltage having by adjusting resistance ratios R4/R3.
In many reference generating circuits, Vbn and Vbp is the multi-reference voltage for producing, and the positive input of amplifier is bandgap voltage reference Vref, and reverse input end meets Vin-, if amplifier has sufficiently high gain, Vin- is clamped at Vref identical values.Amplifier controls PMOS MP and provides electric current for series resistance, and electric current flows through each series resistance, produces pressure drop.By adjusting R1, the size of R2, R3, R4, it is possible to the bias voltage needed for obtaining.
The ASK demodulator circuits are realized using IC regime, the phase inverter that input signal Vsignal passes through the source follower of M1, M2 composition, the current-steering phase inverter of M3-M5 compositions and M6 and M7 compositions, obtain clock signal Vc, but clock signal at this moment is incomplete, this is because being modulated using ASK, when input signal amplitude is high, corresponding clock signal is 1;When input signal is low level, clock signal, i.e. clock signal are can't detect for 0.Vc signals are consisted of M8-M9 phase inverter again, then envelope detection is carried out by the simple charge pump of M10-M12 and electric capacity C compositions, detection exports the phase inverter output data signals of the current-steering phase inverter through M13-M15 compositions and M16 and M17 compositions.During transmission " 1 ", carrier wave is present, and M11 conductings, the leakage current of M10 is charged by M11 to electric capacity C, when dutycycle is high, the close 3.3V of capacitance voltage;When transmitting 0, M11 cut-offs, capacitance voltage tends to gnd.
The DAC-circuit PMOS transistor realizes binary weighted current leakage type DAC.Consider that maximum output current is 1mA or so, output circuit output current amplitude is the DAC-circuit output current of twice, therefore, select 9 DAC, LSB to be 1uA, can so realize that DAC output currents are arbitrarily adjustable again within 512 times.
The voltage controlled oscillator adopts current-steering voltage controlled oscillator.M2 and M3 pipes are used as phase inverter, and M1 and M4 is used as current source.The current source that M1 and M4 is constituted controls to flow through the electric current of M2 and M3 pipes, i.e. phase inverter in electric current starvation.The leakage current of M5 and M6 pipes is equal, and size is mirrored by control voltage setting, the electric current for flowing through M5 and M6 is input in every one-level phase inverter/current source.Generally, the output of VCO will again be exported after one to two-stage phase inverter buffering.
The positive negative sense current impulse is produced in circuit, the electric current that DAC is produced is forward current (IDAC), first, the common-source common-gate current mirror for directly consisting of NMOS tube M1-M6 produces negative current (I0-), wherein M1 } M6 is equivalently-sized, therefore, one size is the IDAC of twice;Secondly, the common-source common-gate current mirror consisted of NMOS tube M7-M10 produces negative current, and the common-source common-gate current mirror of PMOS M1-M6 composition is sent to produce forward current, wherein M1-M6 is also equivalently-sized, so the size of I0+ is also the IDAC of twice.Two control signals (S1, S2) of digital control offer, are respectively used to control the generation of negative sense and forward current pulse.
The invention has the beneficial effects as follows:The stimulator can produce the double current impulsing of multichannel charge balance, the amplitude range 10uA-1022uA of electric current, pulse duration scope 20us-400us, pulse frequency punching be less than 350Hz, and can in compared with wide power voltage and electrode impedance transformation range steady operation.
Description of the drawings
With reference to the accompanying drawings and examples the present invention is further described.
Fig. 1 is the band gap reference voltage source circuit of the present invention.
Fig. 2 is many reference generating circuits of the present invention.
Fig. 3 is the ASK demodulator circuits of the present invention.
Fig. 4 is binary weighted current leakage type DAC of the present invention.
Fig. 5 is the voltage-controlled oscillator (VCO) of the present invention.
Fig. 6 is that the positive negative sense current impulse of the present invention produces circuit.
Specific embodiment
With reference to the accompanying drawings and examples the invention will be further described.
Such as Fig. 1, smoothly start to ensure reference source circuit to break away from initial lock state in band-gap reference circuit, circuit generally needs start-up circuit.Ml-M4 forms partial pressure and provides biasing for M5, makes M5 open to form DC channel, and makes whole circuit enter normal operating conditions, and after circuit enters normal operating conditions, start-up circuit will be closed.The NMOS Cascodes that M6-M9 is constituted can make the tube voltage drop of NMOS tube keep constant in mains voltage variations.M10-M13 constitutes PMOS common-source common-gate current mirrors, is bipolar transistor Ql, and Q2 provides biasing, to ensure that flowing through two branch road bias currents of a reference source has identical temperature characterisitic, and reduces the sensitivity to power supply.Resistance R2 and R3 are used to maintain appropriate voltage, make all of MOSFET all be operated in saturated mode.So, when reference circuit stable state is exported, a bias current unrelated with power supply, with PTAT can be produced.M14, the bias current of M15 mirror image PTAT current sources, the voltage of positive temperature coefficient, the Vbe of bipolar transistor Q3 provides negative temperature coefficient, with colelctor electrode area ratio n of bipolar transistor, obtain and flow through resistance R4 with temperature and power source change very little, form the reference voltage having by adjusting resistance ratios R4/R3.
Such as Fig. 2, in many reference generating circuits, Vbn and Vbp is the multi-reference voltage for producing, and the positive input of amplifier is bandgap voltage reference Vref, and reverse input end meets Vin-, if amplifier has sufficiently high gain, Vin- is clamped at Vref identical values.Amplifier controls PMOS MP and provides electric current for series resistance, and electric current flows through each series resistance, produces pressure drop.By adjusting R1, the size of R2, R3, R4, it is possible to the bias voltage needed for obtaining.
Such as Fig. 3, realize that ASK is demodulated using IC regime, the phase inverter that input signal Vsignal passes through the source follower of M 1, M2 compositions, the current-steering phase inverter of M3-M5 compositions and M6 and M7 compositions, obtain clock signal Vc, but clock signal at this moment is incomplete, this is because being modulated using ASK, when input signal amplitude is high, corresponding clock signal is 1;When input signal is low level, clock signal, i.e. clock signal are can't detect for 0.Vc signals are consisted of M8-M9 phase inverter again, then envelope detection is carried out by the simple charge pump of M10-M12 and electric capacity C compositions, detection exports the phase inverter output data signals of the current-steering phase inverter through M13-M15 compositions and M16 and M17 compositions.During transmission " 1 ", carrier wave is present, and M11 conductings, the leakage current of M10 is charged by M11 to electric capacity C, when dutycycle is high, the close 3.3V of capacitance voltage;When transmitting 0, M11 cut-offs, capacitance voltage tends to gnd.
Such as Fig. 4, DAC-circuit PMOS transistor realizes binary weighted current leakage type DAC.Consider that maximum output current is 1mA or so, output circuit output current amplitude is the DAC-circuit output current of twice, therefore, select 9 DAC, LSB to be 1uA, can so realize that DAC output currents are arbitrarily adjustable again within 512 times.
Such as Fig. 5, voltage controlled oscillator is using current-steering voltage controlled oscillator.M2 and M3 pipes are used as phase inverter, and M1 and M4 is used as current source.The current source that M1 and M4 is constituted controls to flow through the electric current of M2 and M3 pipes, i.e. phase inverter in electric current starvation.The leakage current of M5 and M6 pipes is equal, and size is mirrored by control voltage setting, the electric current for flowing through M5 and M6 is input in every one-level phase inverter/current source.Generally, the output of VCO will again be exported after one to two-stage phase inverter buffering.
Such as Fig. 6, the current impulse of positive negative sense is produced in circuit, the electric current that DAC is produced is forward current (IDAC), first, the common-source common-gate current mirror for directly consisting of NMOS tube M1-M6 produces negative current (I0-), wherein M1 } M6 is equivalently-sized, therefore, one size is the IDAC of twice;Secondly, the common-source common-gate current mirror consisted of NMOS tube M7-M10 produces negative current, and the common-source common-gate current mirror of PMOS M1-M6 composition is sent to produce forward current, wherein M1-M6 is also equivalently-sized, so the size of I0+ is also the IDAC of twice.Two control signals (S1, S2) of digital control offer, are respectively used to control the generation of negative sense and forward current pulse.

Claims (9)

1. optic nerve stimulation device circuit in a kind of vision prosthesis, is characterized in that:Described optic nerve stimulation device circuit frame is by band-gap reference circuit, many reference generating circuits, ASK demodulator circuits, digital to analog converter (DAC ), Voltage-Controlled oscillation circuit and reversal pulse-generating circuit composition.
2. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:Smoothly start to ensure reference source circuit to break away from initial lock state in the band-gap reference circuit, circuit generally needs start-up circuit.
3. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:The NMOS Cascodes that M6-M9 is constituted in the band-gap reference circuit can make the tube voltage drop of NMOS tube keep constant in mains voltage variations, and M10-M13 constitutes PMOS common-source common-gate current mirrors, be bipolar transistor Ql, and Q2 provides biasing.
4. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:In the band-gap reference circuit, M14, the bias current of M15 mirror image PTAT current sources, the voltage of positive temperature coefficient, the Vbe of bipolar transistor Q3 provides negative temperature coefficient, with colelctor electrode area ratio n of bipolar transistor, obtain and flow through resistance R4 with temperature and power source change very little, form the reference voltage having by adjusting resistance ratios R4/R3.
5. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:In many reference generating circuits, amplifier controls PMOS MP and provides electric current for series resistance, and electric current flows through each series resistance, produces pressure drop, by adjusting R1, R2, The size of R3, R4, it is possible to the bias voltage needed for obtaining.
6. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:The ASK demodulator circuits realize that input signal Vsignal passes through the phase inverter of the source follower of M1, M2 composition, the current-steering phase inverter of M3-M5 compositions and M6 and M7 compositions using IC regime.
7. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:The DAC-circuit PMOS transistor realizes binary weighted current leakage type DAC, selects 9 DAC, LSB to be 1uA, can so realize that DAC output currents are arbitrarily adjustable again within 512 times.
8. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:The voltage controlled oscillator adopts current-steering voltage controlled oscillator, M2 and M3 pipes to be used as phase inverter, and M1 and M4 is used as current source, and the current source that M1 and M4 is constituted controls to flow through the electric current of M2 and M3 pipes.
9. optic nerve stimulation device circuit in a kind of vision prosthesis according to claim 1, is characterized in that:The positive negative sense current impulse produces circuit and produces negative current by the common-source common-gate current mirror that NMOS tube M7-M10 is constituted, and is sent to the common-source common-gate current mirror of PMOS M1-M6 composition to produce forward current.
CN201510693292.6A 2015-10-21 2015-10-21 Visual prosthesis optic nerve stimulator circuit Pending CN106606818A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510693292.6A CN106606818A (en) 2015-10-21 2015-10-21 Visual prosthesis optic nerve stimulator circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510693292.6A CN106606818A (en) 2015-10-21 2015-10-21 Visual prosthesis optic nerve stimulator circuit

Publications (1)

Publication Number Publication Date
CN106606818A true CN106606818A (en) 2017-05-03

Family

ID=58613092

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510693292.6A Pending CN106606818A (en) 2015-10-21 2015-10-21 Visual prosthesis optic nerve stimulator circuit

Country Status (1)

Country Link
CN (1) CN106606818A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108776504A (en) * 2018-06-27 2018-11-09 重庆湃芯入微科技有限公司 A kind of bandgap voltage reference of special bias structure
CN109173052A (en) * 2018-10-10 2019-01-11 北京理工大学 Nerve stimulation rehabilitation system, neurostimulation methods based on motion intention
CN109343653A (en) * 2018-09-19 2019-02-15 安徽矽磊电子科技有限公司 A kind of start-up circuit of bandgap voltage reference
CN110647206A (en) * 2018-06-27 2020-01-03 重庆湃芯入微科技有限公司 Band-gap reference voltage source for improving fluctuation upper limit of power supply voltage
CN111603676A (en) * 2020-04-11 2020-09-01 复旦大学 Flexible artificial retina stimulation chip
CN111752325A (en) * 2020-06-08 2020-10-09 深圳技术大学 High-precision linear voltage stabilizing circuit

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108776504A (en) * 2018-06-27 2018-11-09 重庆湃芯入微科技有限公司 A kind of bandgap voltage reference of special bias structure
CN110647206A (en) * 2018-06-27 2020-01-03 重庆湃芯入微科技有限公司 Band-gap reference voltage source for improving fluctuation upper limit of power supply voltage
CN109343653A (en) * 2018-09-19 2019-02-15 安徽矽磊电子科技有限公司 A kind of start-up circuit of bandgap voltage reference
CN109343653B (en) * 2018-09-19 2020-07-24 安徽矽磊电子科技有限公司 Starting circuit of band-gap reference voltage source
CN109173052A (en) * 2018-10-10 2019-01-11 北京理工大学 Nerve stimulation rehabilitation system, neurostimulation methods based on motion intention
CN109173052B (en) * 2018-10-10 2021-06-29 北京理工大学 Nerve stimulation rehabilitation system and nerve stimulation method based on motor intention
CN111603676A (en) * 2020-04-11 2020-09-01 复旦大学 Flexible artificial retina stimulation chip
CN111752325A (en) * 2020-06-08 2020-10-09 深圳技术大学 High-precision linear voltage stabilizing circuit

Similar Documents

Publication Publication Date Title
CN106606818A (en) Visual prosthesis optic nerve stimulator circuit
WO2002067829A1 (en) Built-in-eye eyesight stimulating apparatus
Chay Abnormal discharges and chaos in a neuronal model system
Chun et al. Implantable stimulator for bipolar stimulation without charge balancing circuits
CN106908965A (en) For the high voltage H bridge control circuits of the lens driver of electronic type ophthalmic lens
Wang et al. A wireless wearable surface functional electrical stimulator
WO2010033610A1 (en) Improved neurostimulation apparatus
CN106374870B (en) Crystal oscillator
Anjanakumari et al. Memristor based relaxation oscillator for biomedical applications
CN207689954U (en) Current-limiting circuit, cochlear implantation prosthesis, cochlea implantation integrated circuit and cochlear implant
TW201442759A (en) Multi-channel electronic stimulator for spinal cord stimulation
CN111603676A (en) Flexible artificial retina stimulation chip
Chun et al. A flexible biphasic pulse generating and accurate charge balancing stimulator with a 1μW neural recording amplifier
Rodriguez-Villegas et al. An ultra-low-power precision rectifier for biomedical sensors interfacing
CN108919875A (en) Enabled generation circuit and its enabled control method
CN110639126A (en) Modulation type muscle electric pulse stimulation method and device
Chun et al. A precise charge balancing and compliance voltage monitoring stimulator front-end for 1024-electrodes retinal prosthesis
CN203379263U (en) Cataract prevention and treatment instrument
CN213585559U (en) Frequency jittering circuit for switching power supply chip and switching power supply chip
CN209183013U (en) A kind of Teaching of Psychology assistant teaching aid
Wu-Yin et al. An alternating periodic–chaotic ISI sequence of HH neuron under external sinusoidal stimulus
CN217216532U (en) Turnover mirror one-key startup and shutdown circuit based on field effect transistor
Lin et al. A high-voltage-tolerant stimulator realized in the low-voltage CMOS process for cochlear implant
Ortmanns et al. A retina stimulator ASIC with 232 electrodes, custom ESD protection and active charge balancing
Holt-Hansen Perception of a straight line briefly exposed

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170503