CN106470428A - A kind of precise synchronization of parallel multi-channel channel test equipment and triggering method - Google Patents
A kind of precise synchronization of parallel multi-channel channel test equipment and triggering method Download PDFInfo
- Publication number
- CN106470428A CN106470428A CN201510507744.7A CN201510507744A CN106470428A CN 106470428 A CN106470428 A CN 106470428A CN 201510507744 A CN201510507744 A CN 201510507744A CN 106470428 A CN106470428 A CN 106470428A
- Authority
- CN
- China
- Prior art keywords
- channel
- clock
- test equipment
- parallel multi
- reference clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 50
- 238000000034 method Methods 0.000 title claims abstract description 30
- 238000005070 sampling Methods 0.000 claims abstract description 36
- 230000000630 rising effect Effects 0.000 claims abstract description 31
- 230000001360 synchronised effect Effects 0.000 claims description 9
- 238000005259 measurement Methods 0.000 claims description 3
- 238000010304 firing Methods 0.000 claims 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 abstract description 4
- 101000585180 Homo sapiens Stereocilin Proteins 0.000 description 17
- 102100029924 Stereocilin Human genes 0.000 description 17
- 238000005516 engineering process Methods 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000008929 regeneration Effects 0.000 description 3
- 238000011069 regeneration method Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000012790 confirmation Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- URWAJWIAIPFPJE-YFMIWBNJSA-N sisomycin Chemical compound O1C[C@@](O)(C)[C@H](NC)[C@@H](O)[C@H]1O[C@@H]1[C@@H](O)[C@H](O[C@@H]2[C@@H](CC=C(CN)O2)N)[C@@H](N)C[C@H]1N URWAJWIAIPFPJE-YFMIWBNJSA-N 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
- 239000012085 test solution Substances 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W24/00—Supervisory, monitoring or testing arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W56/00—Synchronisation arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
本发明提供一种并行多通道信道测试设备的精确同步与触发方法,在多个通道中选择一个主通道,每个通道等待接收由主通道发出的所述同步脉冲的第一个上升沿,直到接收到为止;在同步脉冲的第一上升沿之后的一个周期内,每个通道检测公用同步脉冲时钟的第一个上升沿和公用触发参考时钟的第一个上升沿间的时间差;根据时间差,将所有通道的采样时钟和公用触发参考时钟的相位自动对齐;随着公用触发参考时钟的下降沿,从主通道发出的触发信号被送到所有通道并被检测到时,在下一个所述公用触发参考时钟的上升沿,所有通道同时执行信号发生或信号获取。本发明通过模块化仪表和模块化仪器总线架构可以达到ps级的同步精度。
The present invention provides a precise synchronization and triggering method for parallel multi-channel channel test equipment. A main channel is selected among multiple channels, and each channel waits to receive the first rising edge of the synchronization pulse sent by the main channel until Received; within one cycle after the first rising edge of the sync pulse, each channel detects the time difference between the first rising edge of the common sync pulse clock and the first rising edge of the common trigger reference clock; according to the time difference, Automatically align the phases of the sampling clocks of all channels with the common trigger reference clock; with the falling edge of the common trigger reference clock, when the trigger signal sent from the main channel is sent to all channels and detected, the next common trigger Referring to the rising edge of the clock, all channels perform signal generation or signal acquisition simultaneously. The invention can achieve ps-level synchronization precision through the modular instrument and the modular instrument bus architecture.
Description
技术领域technical field
本发明涉及无线通信的技术领域,特别是涉及一种并行多通道信道测试设备的精确同步与触发方法。The invention relates to the technical field of wireless communication, in particular to a precise synchronization and trigger method for parallel multi-channel channel test equipment.
背景技术Background technique
多输入多输出(Multiple-Input Multiple-Output MIMO)技术指在发射端和接收端分别使用多个发射天线和接收天线,使信号通过发射端与接收端的多个天线进行传送和接收,从而改善通信质量。MIMO技术能充分利用空间资源,通过多个天线实现多发多收,在不增加频谱资源和天线发射功率的情况下,可以成倍的提高系统信道容量,具有明显的优势,因而被视为下一代移动通信的核心技术。与MIMO技术相对应的测试设备即为并行多通道信道测试设备。Multiple-Input Multiple-Output MIMO (Multiple-Input Multiple-Output MIMO) technology refers to the use of multiple transmitting antennas and receiving antennas at the transmitting end and receiving end, so that signals are transmitted and received through multiple antennas at the transmitting end and receiving end, thereby improving communication quality. MIMO technology can make full use of space resources and realize multiple transmissions and multiple receptions through multiple antennas. Without increasing spectrum resources and antenna transmission power, it can double the system channel capacity and has obvious advantages. Therefore, it is regarded as the next generation The core technology of mobile communication. The test equipment corresponding to MIMO technology is parallel multi-channel channel test equipment.
3GPP从LTER8/R9版本中下行引入了8种MIMO传输模式,其中LTE-FDD常用的MIMO传输模式为模式1到模式6(TM1~TM6),而模式7(TM7)和模式8(TM8)主要应用于TD-LTE系统中。3GPP has introduced 8 MIMO transmission modes downlink from the LTE-FDD version. Among them, the commonly used MIMO transmission modes of LTE-FDD are Mode 1 to Mode 6 (TM1~TM6), while Mode 7 (TM7) and Mode 8 (TM8) mainly Applied in TD-LTE system.
随着无线移动通信技术的迅猛发展,相较于MIMO技术,与之对应的测试解决方案在很长一段时间内相对滞后,并没有完全吻合用户需求的整体解决方案。因此,在初期面对MIMO技术时,往往将MIMO系统作为多个单输入单输出系统(Single Input Single Output,SISO)系统来分别测试。With the rapid development of wireless mobile communication technology, compared with MIMO technology, the corresponding test solution has lagged behind for a long time, and there is no overall solution that fully meets the needs of users. Therefore, when facing the MIMO technology at the initial stage, the MIMO system is usually tested separately as multiple single input single output (Single Input Single Output, SISO) systems.
早期的MIMO测试设备基本是单台仪表堆叠组合成的一个MIMO测试系统。这种方式由于设备没有共享本振,时基信号和触发信号到每台仪表的信号线没有统一控制和长度保障,性能无法保证收敛性和高精度。因此,这样的MIMO测试系统基本只能用来完成一些相对单一算法的验证。Early MIMO test equipment is basically a MIMO test system composed of a single instrument stack. In this way, because the equipment does not share the local oscillator, the signal lines from the time base signal and trigger signal to each instrument have no unified control and length guarantee, and the performance cannot guarantee convergence and high precision. Therefore, such a MIMO test system can basically only be used to complete verification of some relatively single algorithms.
因此,现有技术中的MIMO测试方法存在以下不足:Therefore, the MIMO test method in the prior art has the following deficiencies:
(1)不能完全适用于多通道间的同步;(1) It cannot be fully applied to the synchronization between multiple channels;
(2)更多注重的是同时开始,并没有严格考虑同步通道的相位一致;(2) More attention is paid to starting at the same time, and the phase consistency of the synchronous channel is not strictly considered;
(3)基于传统仪表集成的方式由于开放度和分立性的限制,精度一般在ms级别,达不到所要求的精度。(3) Due to the limitations of openness and discreteness based on traditional instrument integration, the accuracy is generally at the ms level, which cannot reach the required accuracy.
多个射频通道的同步复杂点在于每个射频通道可以工作在不同的采样时钟下,这样如何使所有的采样时钟在同一个点开始就会成为一个挑战;其次的难点在于同步精度,如何使得通道间同步精度要达到ps级的精度也成为一个热点课题。The complexity of synchronizing multiple RF channels is that each RF channel can work under different sampling clocks, so how to make all the sampling clocks start at the same point will become a challenge; the second difficulty lies in the synchronization accuracy, how to make the channels It has also become a hot topic to achieve ps-level precision of inter-synchronization precision.
发明内容Contents of the invention
鉴于以上所述现有技术的缺点,本发明的目的在于提供一种并行多通道信道测试设备的精确同步与触发方法,应用于MIMO无线信道测量、波速赋型、空间角度定位等方面,通过触发信号重生、实时校准、敲门信号与确定触发这四个步骤两级触发的机制来达到并行多通道信道测试设备的精确同步的目的。In view of the shortcomings of the prior art described above, the purpose of the present invention is to provide a precise synchronization and trigger method for parallel multi-channel channel test equipment, which is applied to MIMO wireless channel measurement, wave velocity shaping, and spatial angle positioning. The four steps of signal regeneration, real-time calibration, knocking signal and confirmation trigger are two-level trigger mechanism to achieve the precise synchronization of parallel multi-channel channel test equipment.
为实现上述目的及其他相关目的,本发明提供一种并行多通道信道测试设备的精确同步与触发方法,包括以下步骤:步骤S1、设置每个通道的采样时钟;步骤S2、根据每个通道的采样时钟频率和通道数计算统一频率的共用信号,定义为公用触发参考时钟;步骤S3、将并行多通道信道测试设备总线的参考时钟分配到所有的通道,以用作所有通道采样时钟的锁相;步骤S4、设定公用同步脉冲时钟,并将所述公用同步脉冲时钟部署到所有通道上;步骤S5、在多个通道中选择一个作为主通道,当所述公用同步脉冲时钟通过总线的触发线处于逻辑高电平时,主通道产生一个同步脉冲;步骤S6、初始化并行多通道信道测试设备的每一个通道,每个通道等待接收由主通道发出的所述同步脉冲的第一个上升沿,直到接收到为止;步骤S7、在所述同步脉冲的第一上升沿之后的一个周期内,每个通道检测所述公用同步脉冲时钟的第一个上升沿和所述公用触发参考时钟的第一个上升沿间的时间差;步骤S8、比较每个从通道所检测到的时间差和主通道所检测到的时间差,将所有通道的采样时钟和所述公用触发参考时钟的相位自动对齐;步骤S9、随着所述公用触发参考时钟的下降沿,从主通道发出的触发信号被送到所有通道并被检测到时,在下一个所述公用触发参考时钟的上升沿,所有通道同时执行信号发生或信号获取。In order to achieve the above object and other related objects, the present invention provides a method for accurate synchronization and triggering of parallel multi-channel channel test equipment, including the following steps: Step S1, setting the sampling clock of each channel; Step S2, according to the sampling clock of each channel Sampling clock frequency and the number of channels calculate the shared signal of unified frequency, which is defined as a common trigger reference clock; step S3, distribute the reference clock of the parallel multi-channel channel test equipment bus to all channels, so as to be used as the phase-locking of all channel sampling clocks ; Step S4, setting the common synchronous pulse clock, and deploying the common synchronous pulse clock on all channels; Step S5, selecting one of the multiple channels as the main channel, when the common synchronous pulse clock is triggered by the bus When the line is at a logic high level, the main channel generates a synchronous pulse; Step S6, initialize each channel of the parallel multi-channel channel test equipment, each channel waits to receive the first rising edge of the synchronous pulse sent by the main channel, Until it is received; step S7, within one cycle after the first rising edge of the synchronization pulse, each channel detects the first rising edge of the common synchronization pulse clock and the first rising edge of the common trigger reference clock The time difference between two rising edges; Step S8, compare each time difference detected from the channel and the time difference detected by the master channel, automatically align the sampling clocks of all channels with the phase of the common trigger reference clock; Step S9, With the falling edge of the common trigger reference clock, when the trigger signal sent from the main channel is sent to all channels and detected, at the next rising edge of the common trigger reference clock, all channels simultaneously perform signal generation or signal Obtain.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:所述步骤S1中,每个通道的采样时钟的频率相同。According to the above precise synchronization and triggering method for parallel multi-channel channel test equipment, wherein: in the step S1, the frequency of the sampling clock of each channel is the same.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:所述步骤S2中,所有通道的采样时钟频率的最小公倍数即为公用触发参考时钟的频率。According to the above precise synchronization and triggering method for parallel multi-channel channel test equipment, wherein: in the step S2, the least common multiple of the sampling clock frequencies of all channels is the frequency of the common trigger reference clock.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:所述步骤S4中,所述公用同步脉冲时钟的频率与总线架构的参考时钟的频率相同。According to the above precise synchronization and trigger method for parallel multi-channel channel test equipment, wherein: in the step S4, the frequency of the common synchronization pulse clock is the same as the frequency of the reference clock of the bus architecture.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:所述步骤S5中,选定多通道中的任一通道为主通道,而其他通道则成为从通道。According to the above precise synchronization and triggering method for parallel multi-channel channel test equipment, wherein: in the step S5, any channel in the selected multi-channel is the master channel, while other channels become the slave channels.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:所述步骤S8中,所有通道的采样时钟的相位通过调节DAC/ADC相位输出自动与所述公用触发参考时钟的相位对齐。According to the above precise synchronization and trigger method for parallel multi-channel channel test equipment, wherein: in the step S8, the phases of the sampling clocks of all channels are automatically aligned with the phase of the common trigger reference clock by adjusting the DAC/ADC phase output.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:所述总线中至少定义有同步线、触发线、时钟线三种用于多通道同步的信号线。According to the above precise synchronization and trigger method for parallel multi-channel channel test equipment, wherein: at least three signal lines for multi-channel synchronization are defined in the bus: a synchronization line, a trigger line, and a clock line.
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:在所述总线中设计等长的PCB线路,使每个通道接收到的同步信号、触发信号、时钟信号经过等长的路径。According to the above-mentioned accurate synchronization and triggering method of parallel multi-channel channel test equipment, wherein: PCB lines of equal length are designed in the bus, so that the synchronization signal, trigger signal, and clock signal received by each channel pass through equal-length paths .
根据上述的并行多通道信道测试设备的精确同步与触发方法,其中:采用10MHz参考时钟作为所述公用触发参考时钟的频率。According to the above precise synchronization and trigger method for parallel multi-channel channel test equipment, a 10 MHz reference clock is used as the frequency of the common trigger reference clock.
如上所述,本发明的并行多通道信道测试设备的精确同步与触发方法,具有以下有益效果:As mentioned above, the precise synchronization and triggering method of the parallel multi-channel channel test equipment of the present invention has the following beneficial effects:
(1)应用于同一设备的多个通道之间,通过触发信号重生、实时校准、敲门信号与确定触发这四个步骤两级触发的机制来实现并行多通道信道测试设备的精确同步;(1) Applied to multiple channels of the same device, the precise synchronization of parallel multi-channel channel test equipment is realized through the four-step two-level trigger mechanism of trigger signal regeneration, real-time calibration, knock signal and confirmation trigger;
(2)适用于空间定位、波束赋形、高精度信道数据角度域分析等技术领域;(2) Applicable to technical fields such as spatial positioning, beamforming, and angle domain analysis of high-precision channel data;
(3)通过模块化仪表和模块化仪器总线架构可以达到ps级的同步精度。(3) Synchronization accuracy of ps level can be achieved through modular instrument and modular instrument bus architecture.
附图说明Description of drawings
图1显示为本发明的并行多通道信道测试设备的精确同步与触发方法的流程图;Fig. 1 is shown as the flow chart of the precise synchronization and triggering method of parallel multi-channel channel test equipment of the present invention;
图2显示为本发明中通过时间差对齐各通道的采样时钟的示意图;Fig. 2 is shown as the schematic diagram of the sampling clocks of each channel aligned by the time difference in the present invention;
图3显示为本发明中经过校准后的多通道触发同步示意图。FIG. 3 is a schematic diagram of multi-channel trigger synchronization after calibration in the present invention.
具体实施方式detailed description
以下通过特定的具体实例说明本发明的实施方式,本领域技术人员可由本说明书所揭露的内容轻易地了解本发明的其他优点与功效。本发明还可以通过另外不同的具体实施方式加以实施或应用,本说明书中的各项细节也可以基于不同观点与应用,在没有背离本发明的精神下进行各种修饰或改变。Embodiments of the present invention are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification. The present invention can also be implemented or applied through other different specific embodiments, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present invention.
需要说明的是,本实施例中所提供的图示仅以示意方式说明本发明的基本构想,遂图式中仅显示与本发明中有关的组件而非按照实际实施时的组件数目、形状及尺寸绘制,其实际实施时各组件的型态、数量及比例可为一种随意的改变,且其组件布局型态也可能更为复杂。It should be noted that the diagrams provided in this embodiment are only schematically illustrating the basic idea of the present invention, and only the components related to the present invention are shown in the diagrams rather than the number, shape and shape of the components in actual implementation. Dimensional drawing, the type, quantity and proportion of each component can be changed arbitrarily during actual implementation, and the component layout type may also be more complicated.
本发明的并行多通道信道测试设备的精确同步与触发方法基于模块化仪表和PXI-E总线模块化仪器总线架构,设计了同步与触发的机制,提升了同步与触发的性能,因此完全可以直接对MIMO的设备进行测试,并且能够应用于对多通道间相位敏感的高等级应用中,如:信号的角度域估计与分析、波束赋形等。The precise synchronization and triggering method of the parallel multi-channel channel test equipment of the present invention is based on the modular instrument and the PXI-E bus modular instrument bus architecture, the mechanism of synchronization and triggering is designed, and the performance of synchronization and triggering is improved, so it can be directly MIMO devices are tested and can be applied to high-level applications that are sensitive to the phase between multiple channels, such as: signal angle domain estimation and analysis, beamforming, etc.
需要说明的是,本发明的并行多通道信道测试设备的精确同步与触发方法针对的是通道间的同步,即在发送端,多通道发射机的所有发射机同时开始发射,或根据触发信号在某个条件下同时开始发射;在接收端,多通道接收机的所有接收机同时开始接收,或根据触发信号在某个条件下同时开始接收。It should be noted that the precise synchronization and triggering method of the parallel multi-channel channel test equipment of the present invention is aimed at the synchronization between channels, that is, at the sending end, all transmitters of the multi-channel transmitter start to transmit at the same time, or according to the trigger signal. Start to transmit at the same time under a certain condition; at the receiving end, all receivers of the multi-channel receiver start to receive at the same time, or start to receive at the same time under a certain condition according to the trigger signal.
其中,本发明采用模块化仪器总线架构,总线信号中至少定义有同步线、触发线,时钟线三种用于多通道同步的信号线。具体地,在总线架构中设计等长的PCB线路,使每个通道接收到的同步信号、触发信号、时钟信号经过等长的路径。Among them, the present invention adopts a modular instrument bus architecture, and at least three signal lines for multi-channel synchronization are defined in the bus signal: a synchronization line, a trigger line, and a clock line. Specifically, PCB lines of equal length are designed in the bus architecture, so that the synchronization signal, trigger signal, and clock signal received by each channel pass through paths of equal length.
参照图1,本发明的并行多通道信道测试设备的精确同步与触发方法包括以下步骤:With reference to Fig. 1, the precise synchronization and triggering method of parallel multi-channel channel test equipment of the present invention comprises the following steps:
步骤S1、设置每个通道的采样时钟。Step S1, setting the sampling clock of each channel.
具体地,每个通道可通过编程设定不同频率的采样时钟,也可以设定相同频率的采样时钟。同时,每个通道都具有接收触发信号的功能。优选地,设置每个通道的采样时钟的频率相同,以使得后续的测试更为简单。Specifically, sampling clocks of different frequencies can be set for each channel through programming, and sampling clocks of the same frequency can also be set. At the same time, each channel has the function of receiving trigger signals. Preferably, the frequency of the sampling clock of each channel is set to be the same, so as to make subsequent tests easier.
步骤S2、根据每个通道的采样时钟频率和通道数计算统一频率的共用信号,定义为公用触发参考时钟(Share Trigger Reference Clock,STRC)。Step S2, calculating a shared signal of uniform frequency according to the sampling clock frequency of each channel and the number of channels, which is defined as a shared trigger reference clock (Share Trigger Reference Clock, STRC).
其中,主控程序根据每个通道各自的采样时钟频率和通道数计算一个统一频率的共用信号,定义为STRC。Among them, the main control program calculates a shared signal with a unified frequency according to the sampling clock frequency and the number of channels of each channel, which is defined as STRC.
所有通道的采样时钟频率的最小公倍数即为STRC的频率。The least common multiple of the sampling clock frequencies of all channels is the STRC frequency.
步骤S3、将并行多通道信道测试设备总线的10MHz参考时钟分配到所有的通道,以用作所有通道采样时钟的锁相。Step S3 , distributing the 10 MHz reference clock of the parallel multi-channel channel test equipment bus to all channels, so as to be used as phase-locking of sampling clocks of all channels.
其中,这些通道的采样时钟仅仅是被锁相到总线架构的参考时钟上,并没有实现相位对齐。Among them, the sampling clocks of these channels are only phase-locked to the reference clock of the bus architecture, and phase alignment is not implemented.
步骤S4、设定公用同步脉冲时钟(Share Sync Plus Clock,SSPC),并将SSPC部署到所有通道上。Step S4, setting a common sync pulse clock (Share Sync Plus Clock, SSPC), and deploying the SSPC to all channels.
具体地,SSPC的频率可以通过主程序进行设定,并通过总线的触发线部署到所有的通道上。优选地,若并行多通道信道测试应用取10MHz作为SSPC的频率,则可以使用总线的10MHz的参考时钟同时担当SSPC。Specifically, the frequency of SSPC can be set through the main program, and deployed to all channels through the trigger line of the bus. Preferably, if the parallel multi-channel channel test application uses 10 MHz as the frequency of the SSPC, then the 10 MHz reference clock of the bus can be used as the SSPC at the same time.
步骤S5、在多个通道中选择一个作为主通道,当SSPC通过总线的触发线处于逻辑高电平时,主通道产生一个同步脉冲。Step S5, select one of the multiple channels as the main channel, and when the trigger line of the SSPC through the bus is at logic high level, the main channel generates a synchronization pulse.
具体地,通过主控程序编程设定多通道中的某个通道为主通道,而其他通道则成为从通道。Specifically, a certain channel among the multi-channels is set as the master channel through the master control program, and other channels are slave channels.
步骤S6、初始化并行多通道信道测试设备的每一个通道,每个通道等待接收由主通道发出的同步脉冲的第一个上升沿,直到接收到为止。Step S6. Initialize each channel of the parallel multi-channel channel testing device, and each channel waits to receive the first rising edge of the synchronization pulse sent by the main channel until it receives it.
步骤S7、在同步脉冲的第一上升沿之后的一个周期内,每个通道检测SSPC的第一个上升沿和STRC的第一个上升沿间的时间差。Step S7 , within one cycle after the first rising edge of the synchronization pulse, each channel detects the time difference between the first rising edge of SSPC and the first rising edge of STRC.
具体地,在同步脉冲的第一上升沿之后的一个周期内,当每个通道检测到SSPC的第一个上升沿时,主控程序控制每个通道分别检测SSPC的第一个上升沿与该周期内STRC的第一个上升沿间的时间差。Specifically, within one cycle after the first rising edge of the synchronous pulse, when each channel detects the first rising edge of SSPC, the main control program controls each channel to detect the first rising edge of SSPC and the The time difference between the first rising edges of STRC within a period.
步骤S8、比较每个从通道所检测到的时间差和主通道所检测到的时间差,将所有通道的采样时钟和STRC的相位自动对齐。Step S8, comparing the time difference detected by each slave channel with the time difference detected by the master channel, and automatically aligning the phases of the sampling clocks of all channels with the STRC.
具体地,也可以对任意一个通道所检测到的时间差和其他通道设所检测到的时间差进行比较。所有通道的采样时钟的相位通过调节DAC/ADC(数模转换器/模数转换器)相位输出自动与STRC的相位对齐。Specifically, the time difference detected by any channel may also be compared with the time differences detected by other channel devices. The phases of the sampling clocks of all channels are automatically aligned with the phase of the STRC by adjusting the DAC/ADC (Digital-to-Analog Converter/Analog-to-Digital Converter) phase output.
步骤S9、随着STRC的下降沿,从主通道发出的触发信号被送到所有通道并被检测到时,在下一个STRC的上升沿,所有通道同时执行信号发生或信号获取。Step S9, when the trigger signal sent from the main channel is sent to all channels and detected along with the falling edge of STRC, at the next rising edge of STRC, all channels perform signal generation or signal acquisition simultaneously.
具体地,随着每个通道的采样时钟的对齐,触发信号从约定的主通道在STRC的下降沿时刻被部署到所有的通道上。在主通道的下一个STRC的上升沿,所有从通道被编程执行信号发生或信号获取。这个最终的真正的触发信号可以通过总线架构的触发信号或外部连线进行部署。Specifically, with the alignment of the sampling clocks of each channel, the trigger signal is deployed to all channels from the agreed master channel at the falling edge of STRC. On the rising edge of the next STRC of the master channel, all slave channels are programmed to perform signal generation or signal acquisition. This final real trigger signal can be deployed via bus architecture trigger signals or external wiring.
下面通过具体的实施例来详细阐述本发明的并行多通道信道测试设备的精确同步与触发方法。The precise synchronization and triggering method of the parallel multi-channel channel test equipment of the present invention will be described in detail below through specific embodiments.
在该实施例中,采用基于矢量信号收发器(Vector Signal Transceiver,VTS)的模块化仪器和PXI-E总线架构集成了8通道的并行信道测试设备。PXI-E总线提供10MHz公用触发参考时钟信号、100MHz差分时钟和触发总线等,所有通道共享同一个本振源。信道测试设备的发端是8通道发射机,发送正交的伪噪声序列(Pseudo-noise Sequence,PN);信道测试设备的收端是8通道接收机,接收发送的数据流。信道测试的数据要进行时-频-空的多维度分析,对相位同步要求很高,具体包括以下步骤:In this embodiment, an 8-channel parallel channel test device is integrated using a vector signal transceiver (Vector Signal Transceiver, VTS)-based modular instrument and a PXI-E bus architecture. PXI-E bus provides 10MHz public trigger reference clock signal, 100MHz differential clock and trigger bus, etc. All channels share the same local oscillator source. The sending end of the channel testing equipment is an 8-channel transmitter, which sends an orthogonal pseudo-noise sequence (Pseudo-noise Sequence, PN); the receiving end of the channel testing equipment is an 8-channel receiver, which receives the transmitted data stream. The data of the channel test needs to be analyzed in multiple dimensions of time-frequency-space, which has high requirements for phase synchronization, which specifically includes the following steps:
(1)通过编程为8个通道设定相同频率的采样时钟和接收触发信号的功能。(1) The function of setting the sampling clock of the same frequency and receiving the trigger signal for 8 channels by programming.
(2)主控程序设定STRC的频率为2倍的采样时钟频率。(2) The main control program sets the frequency of STRC as 2 times the sampling clock frequency.
(3)总线架构的10MHz参考时钟被分配到所有的通道,以用作所有射频通道采样时钟的锁相。其中,每个通道的采样时钟被锁相到总线的10MHz参考信号上,但是这些通道的采样时钟并没有被相位对齐。(3) The 10MHz reference clock of the bus architecture is distributed to all channels to be used as the phase lock of the sampling clocks of all radio frequency channels. Among them, the sampling clock of each channel is phase-locked to the 10MHz reference signal of the bus, but the sampling clocks of these channels are not phase-aligned.
(4)采用10MHz参考时钟作为SSPC的频率。(4) Adopt 10MHz reference clock as the frequency of SSPC.
(5)设定第一通道为主通道,通过机箱内集成的GPS向主通道发出一个触发信号,主通道收到该触发信号后产生出一个用于触发的同步脉冲,并通过PXI-E总线分发给从通道和自己。(5) Set the first channel as the main channel, and send a trigger signal to the main channel through the GPS integrated in the chassis. After receiving the trigger signal, the main channel generates a synchronous pulse for triggering, and passes the Distributed to slave channels and to self.
(6)所有通道初始化后等待接收第一个同步脉冲的上升沿,直到接收到为止。(6) After all channels are initialized, they wait to receive the rising edge of the first sync pulse until it is received.
(7)当第一个同步脉冲上升沿被检测到,每个通道被编程进行当时SSPC的第一个上升沿和当时STRC的第一个上升沿的时间差测试。每个通道都检测出自己的时间差。(7) When the rising edge of the first sync pulse is detected, each channel is programmed to test the time difference between the first rising edge of SSPC and the first rising edge of STRC. Each channel detects its own time difference.
如图2所示,对于通道1和通道N,采样时钟虽然与10MHz参考时钟锁相,但是相位未并未对齐。通道1和通道N之间的时间差之间存在△T2的时间差。As shown in Figure 2, for channel 1 and channel N, although the sampling clock is phase-locked with the 10MHz reference clock, the phases are not aligned. There is a time difference of ΔT2 between the time difference between channel 1 and channel N.
(8)每个通道的时间差和主通道的时间差进行比较,所有通道的采样时钟和STRC通过调节DAC/ADC相位输出自动对齐。(8) The time difference of each channel is compared with that of the main channel, and the sampling clocks of all channels and STRC are automatically aligned by adjusting the DAC/ADC phase output.
如图3所示,经过校准后,所有通道实现触发同步。As shown in Figure 3, after calibration, all channels are triggered synchronously.
(9)所有通道采样时钟和STRC相位对齐后,由主通道产生的用于同步的触发脉冲随着主通道STRC下降沿,这个触发信号被送到所有通道上,并被检测到。在下一个STRC的上升沿,8通道发射机所有射频通道进行发射,而8通道接收机所有射频通道进行接收。这个最终的真正的触发信号也通过PXI-E总线的触发线进行部署。(9) After all channel sampling clocks are aligned with the STRC phase, the trigger pulse for synchronization generated by the main channel is sent to all channels along with the falling edge of the main channel STRC, and is detected. On the next rising edge of STRC, all RF channels of the 8-channel transmitter transmit, and all RF channels of the 8-channel receiver receive. This final real trigger signal is also deployed through the trigger lines of the PXI-E bus.
在各射频通道的FPGA板卡上实现上述步骤后,实测得到43ps的同步精度。After the above steps are implemented on the FPGA boards of each radio frequency channel, a synchronization accuracy of 43 ps is obtained in actual measurement.
综上所述,本发明的并行多通道信道测试设备的精确同步与触发方法应用于同一设备的多个通道之间,通过触发信号重生、实时校准、敲门信号与确定触发这四个步骤两级触发的机制来实现并行多通道信道测试设备的精确同步;适用于空间定位、波束赋形、高精度信道数据角度域分析等技术领域;通过模块化仪表和模块化仪器总线架构可以达到ps级的同步精度。所以,本发明有效克服了现有技术中的种种缺点而具高度产业利用价值。In summary, the precise synchronization and triggering method of the parallel multi-channel channel test equipment of the present invention is applied between multiple channels of the same equipment, through the four steps of trigger signal regeneration, real-time calibration, knocking signal and determining trigger. Level trigger mechanism to achieve precise synchronization of parallel multi-channel channel test equipment; suitable for spatial positioning, beamforming, high-precision channel data angle domain analysis and other technical fields; through modular instruments and modular instrument bus architecture can reach ps level synchronization accuracy. Therefore, the present invention effectively overcomes various shortcomings in the prior art and has high industrial application value.
上述实施例仅例示性说明本发明的原理及其功效,而非用于限制本发明。任何熟悉此技术的人士皆可在不违背本发明的精神及范畴下,对上述实施例进行修饰或改变。因此,举凡所属技术领域中具有通常知识者在未脱离本发明所揭示的精神与技术思想下所完成的一切等效修饰或改变,仍应由本发明的权利要求所涵盖。The above-mentioned embodiments only illustrate the principles and effects of the present invention, but are not intended to limit the present invention. Anyone skilled in the art can modify or change the above-mentioned embodiments without departing from the spirit and scope of the present invention. Therefore, all equivalent modifications or changes made by those skilled in the art without departing from the spirit and technical ideas disclosed in the present invention should still be covered by the claims of the present invention.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510507744.7A CN106470428B (en) | 2015-08-18 | 2015-08-18 | A Precise Synchronization and Triggering Method for Parallel Multi-Channel Channel Test Equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510507744.7A CN106470428B (en) | 2015-08-18 | 2015-08-18 | A Precise Synchronization and Triggering Method for Parallel Multi-Channel Channel Test Equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106470428A true CN106470428A (en) | 2017-03-01 |
CN106470428B CN106470428B (en) | 2019-11-22 |
Family
ID=58213666
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510507744.7A Expired - Fee Related CN106470428B (en) | 2015-08-18 | 2015-08-18 | A Precise Synchronization and Triggering Method for Parallel Multi-Channel Channel Test Equipment |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106470428B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110944380A (en) * | 2019-10-30 | 2020-03-31 | 上海无线通信研究中心 | A MIMO parallel channel detection device and method for millimeter wave communication |
CN111181711A (en) * | 2020-01-03 | 2020-05-19 | 小狗电器互联网科技(北京)股份有限公司 | Method and system for synchronously sampling signals, storage medium and application equipment |
CN111351990A (en) * | 2020-04-07 | 2020-06-30 | 国网江苏省电力有限公司检修分公司 | A kind of direct current transmission electric signal trigger pulse test method and system |
WO2021004439A1 (en) * | 2019-07-08 | 2021-01-14 | 中兴通讯股份有限公司 | Phase detection method and apparatus for clock signal, and communication device |
WO2021031604A1 (en) * | 2019-08-21 | 2021-02-25 | 北京理工大学 | Method and device for hardware time synchronization between multi-channel imus and cameras of bionic eye |
CN112540642A (en) * | 2020-11-27 | 2021-03-23 | 山东云海国创云计算装备产业创新中心有限公司 | Multi-clock domain processing method, device, equipment and medium |
CN114826503A (en) * | 2022-06-27 | 2022-07-29 | 杭州加速科技有限公司 | Method and device for calibrating parallel bus data sampling window in FPGA |
CN117155530A (en) * | 2023-09-19 | 2023-12-01 | 成都立思方信息技术有限公司 | Trigger synchronization precision improving method of cascade trigger system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110276820A1 (en) * | 2010-05-05 | 2011-11-10 | Patel Kunal H | Cross Controller Clock Synchronization |
CN102404006A (en) * | 2011-10-27 | 2012-04-04 | 天津大学 | 4G radio over fiber-orientated frequency synthesizing circuit |
CN102495912A (en) * | 2011-10-26 | 2012-06-13 | 电子科技大学 | A multi-channel high-speed data acquisition system with synchronous correction function |
CN102724033A (en) * | 2012-06-07 | 2012-10-10 | 中兴通讯股份有限公司 | Method and main control veneer for realizing alignment of phase positions of master clock and reserved clock |
CN104618042A (en) * | 2015-03-10 | 2015-05-13 | 上海创远仪器技术股份有限公司 | System and method for realizing multi-channel signal analysis synchronization and time delay adjustment |
-
2015
- 2015-08-18 CN CN201510507744.7A patent/CN106470428B/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110276820A1 (en) * | 2010-05-05 | 2011-11-10 | Patel Kunal H | Cross Controller Clock Synchronization |
CN102495912A (en) * | 2011-10-26 | 2012-06-13 | 电子科技大学 | A multi-channel high-speed data acquisition system with synchronous correction function |
CN102404006A (en) * | 2011-10-27 | 2012-04-04 | 天津大学 | 4G radio over fiber-orientated frequency synthesizing circuit |
CN102724033A (en) * | 2012-06-07 | 2012-10-10 | 中兴通讯股份有限公司 | Method and main control veneer for realizing alignment of phase positions of master clock and reserved clock |
CN104618042A (en) * | 2015-03-10 | 2015-05-13 | 上海创远仪器技术股份有限公司 | System and method for realizing multi-channel signal analysis synchronization and time delay adjustment |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021004439A1 (en) * | 2019-07-08 | 2021-01-14 | 中兴通讯股份有限公司 | Phase detection method and apparatus for clock signal, and communication device |
US11700108B2 (en) | 2019-07-08 | 2023-07-11 | Zte Corporation | Phase detection method and apparatus for clock signal, and communication device |
WO2021031604A1 (en) * | 2019-08-21 | 2021-02-25 | 北京理工大学 | Method and device for hardware time synchronization between multi-channel imus and cameras of bionic eye |
CN110944380A (en) * | 2019-10-30 | 2020-03-31 | 上海无线通信研究中心 | A MIMO parallel channel detection device and method for millimeter wave communication |
CN111181711A (en) * | 2020-01-03 | 2020-05-19 | 小狗电器互联网科技(北京)股份有限公司 | Method and system for synchronously sampling signals, storage medium and application equipment |
CN111351990A (en) * | 2020-04-07 | 2020-06-30 | 国网江苏省电力有限公司检修分公司 | A kind of direct current transmission electric signal trigger pulse test method and system |
CN112540642A (en) * | 2020-11-27 | 2021-03-23 | 山东云海国创云计算装备产业创新中心有限公司 | Multi-clock domain processing method, device, equipment and medium |
CN112540642B (en) * | 2020-11-27 | 2023-09-05 | 山东云海国创云计算装备产业创新中心有限公司 | Multi-clock domain processing method, device, equipment and medium |
CN114826503A (en) * | 2022-06-27 | 2022-07-29 | 杭州加速科技有限公司 | Method and device for calibrating parallel bus data sampling window in FPGA |
CN114826503B (en) * | 2022-06-27 | 2022-09-27 | 杭州加速科技有限公司 | Method and device for calibrating parallel bus data sampling window in FPGA |
CN117155530A (en) * | 2023-09-19 | 2023-12-01 | 成都立思方信息技术有限公司 | Trigger synchronization precision improving method of cascade trigger system |
Also Published As
Publication number | Publication date |
---|---|
CN106470428B (en) | 2019-11-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106470428B (en) | A Precise Synchronization and Triggering Method for Parallel Multi-Channel Channel Test Equipment | |
TWI711831B (en) | Front end module for automatic test equipment | |
CN111656711B (en) | System and method for testing a Device Under Test (DUT) capable of determining relative times of arrival or angles of arrival of a plurality of radio frequency signals | |
US8774729B2 (en) | System and method for synchronized triggering of test equipment for testing MIMO transceivers | |
US8138790B1 (en) | Latency measurements for wireless communications | |
US20160337052A1 (en) | System and method for test and/or calibration of multi-channel rf communication devices | |
TWI640170B (en) | Method for testing data packet signal transceivers with multiple radio access technologies using interleaved device setup and testing | |
EP3552311B1 (en) | Method for synchronization of node devices in a coaxial network | |
KR20090059790A (en) | Multi-antenna radio channel measurement system and method for bidirectional radio channel measurement | |
CN108988963A (en) | A kind of test method, transmitting equipment and test equipment and test macro | |
US20150111507A1 (en) | Millimeter wave conductive setup | |
CN105190324A (en) | Vector network power meter | |
CN107251454A (en) | Local oscillator phase for beam forming and MIMO is synchronous | |
CN102664701A (en) | System and method for dynamically adjusting multichannel and wide-range clock transmission delay | |
CN102480330A (en) | Method and equipment for testing broadcast forming of intelligent antenna of base station | |
George et al. | Design of configurable multi-mode trigger unit | |
Han et al. | Ieee 802.15. 4z uwb angle of departure tag design for indoor positioning | |
Bigler et al. | High accuracy synchronization for distributed massive MIMO using white rabbit | |
EP4436047A1 (en) | Sampling circuit, use method of sampling circuit, storage medium, and electronic device | |
US9490880B1 (en) | Hardware-based time alignment of wireless links | |
JP5454878B2 (en) | ROF system, master station device, and transmission line delay time adjustment method | |
CN109302243B (en) | N-port network division same frequency interference resisting scanning method | |
Lin et al. | Accurate synchronization method of 38-GHz 5G channel measurement system | |
Pooler et al. | A precise RF time transfer method for coherent distributed system applications | |
WO2016095214A1 (en) | Delay compensation apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20191122 Termination date: 20200818 |