CN106354597B - A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging - Google Patents

A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging Download PDF

Info

Publication number
CN106354597B
CN106354597B CN201610754121.4A CN201610754121A CN106354597B CN 106354597 B CN106354597 B CN 106354597B CN 201610754121 A CN201610754121 A CN 201610754121A CN 106354597 B CN106354597 B CN 106354597B
Authority
CN
China
Prior art keywords
interface
swp
chip
interfaces
emulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610754121.4A
Other languages
Chinese (zh)
Other versions
CN106354597A (en
Inventor
张洪波
刘刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing CEC Huada Electronic Design Co Ltd
Original Assignee
Beijing CEC Huada Electronic Design Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing CEC Huada Electronic Design Co Ltd filed Critical Beijing CEC Huada Electronic Design Co Ltd
Priority to CN201610754121.4A priority Critical patent/CN106354597B/en
Publication of CN106354597A publication Critical patent/CN106354597A/en
Application granted granted Critical
Publication of CN106354597B publication Critical patent/CN106354597B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/261Functional testing by simulating additional hardware, e.g. fault simulation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/273Tester hardware, i.e. output processing circuits
    • G06F11/2733Test interface between tester and unit under test
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware
    • G06F11/3652Software debugging using additional hardware in-circuit-emulation [ICE] arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware
    • G06F11/3656Software debugging using additional hardware using a specific debug interface
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/3664Environments for testing or debugging software
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/3668Software testing
    • G06F11/3696Methods or tools to render software testable

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

The invention discloses a kind of interface circuits and method for supporting SWP and 7816 interfaces while debugging, are related to the debugging of chip multiplex roles and testing field.The present invention realizes an interface circuit with signal handoff functionality, including 3 modules and 4 external interfaces:Signal switching module, power reset processing module, power reset generation module and interface 1, interface 2, interface 3, interface 4;An emulator or chip with 7816 interfaces are connected by the interface circuit, is used for state response, test command is sent by 7816 interface equipments, the SWP interface routines of another emulator or chip is tested using SWP interface equipments.The present invention utilizes mobile phone or other SWP interface equipments, and the test of functional test, especially stability, compatibility is carried out for chip SWP interfaces, can greatly promote testing efficiency.

Description

A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging
Technical field
The interface circuit and method debugged simultaneously the present invention relates to a kind of SWP and 7816 interfaces, it is more to be mainly used in chip Interface debugging and testing field.
Background technology
For support SWP interfaces intelligent card chip, a main application field be as SIM card in NFC mobile phone Support non-switched news.Test for chip SWP interfaces, especially compatibility test, using mobile phone as test equipment at Most effective method.Mobile phone can send 7816 inquiry status commands during SWP interface communications, if 7816 interfaces are unresponsive It just carries out lower electricity and re-powers, test is caused to be interrupted.Usually SWP interface testings are needed in tested program i.e. using mobile phone There are SWP interface testing programs, increases the program of 7816 interface power-up initializings and 7816 inquiry status command responses again, ensure SWP interfaces work normally.For only including the double nip chip of 7816 interfaces and SWP interfaces, it can not be passed through in test process In interface send test command.
Test for chip SWP interfaces, it would be desirable to have 7816 interfaces by chip and send test command, complete to core The test of piece SWP interfaces.To realize this testing requirement, the present invention proposes a kind of to support connecing for SWP and 7816 interfaces while debugging Mouth circuit and method are supported to send test command by the card reader of 7816 interfaces, the SWP interfaces of mobile phone are utilized to complete core Piece SWP interface functions are tested.
Invention content
Technical problem solved by the invention is how to design a kind of interface for supporting SWP and 7816 interfaces while debugging Circuit is realized and receives and dispatches test command by 7816 interfaces, SWP interface routines are debugged and tested.
The chip that 1/ chip 1 of emulator is realized in the present invention includes 7816 interfaces and a SWP interface, passes through one Interface circuit with signal handoff functionality, and increase by 2/ chip 2 of emulator, test command is sent using 7816 interface equipments, The SWP interface routines of 1/ chip 1 of emulator are debugged and tested using SWP interface equipments.
The interface circuit includes:Signal switching module, power reset processing module, power reset generation module totally 3 Module and interface 1, interface 2, interface 3, interface 4 totally 4 external interfaces.
Each component function declaration is as follows:
Signal switching module, including switch 1, switch 2, switch 3 totally 3 switching switching circuits, for realizing interface signal Interconnection, 1/ chip 1 of emulator is connected with SWP interface equipments or 7816 interface equipments, by 2/ chip 2 of emulator and SWP Interface equipment is connected;
Power reset processing module according to the power supply VCC_7816 of 7816 interface equipments output and resets RST_7816 letters Number, it generates hot reset signal and is connect to the 7816 of 1/ chip 1 of emulator when 1/ chip 1 of emulator is connect with 7816 interface equipments Mouth carries out hot reset operation;
Power reset generation module, out-put supply VCC_kit2 and reset RST_ki2 signals, for 2/ chip of emulator 2 7816 interfaces are powered on, lower electricity and reset operate.The module is independent circuit in interface circuit, by interface circuit It is connected with 2/ chip 2 of emulator, interface circuit provides power supply VCC_kit2 after the power is turned on, for 2/ chip 2 of emulator, and makes RST_ Ki2 generates primary reset, later mono- direct power supplies of VCC_kit2, and RST_ki2 is that high level is completed to reset operation always, until interface It is electric under circuit.If 2/ chip 2 of emulator is emulator, need first to power on emulator, then interface circuit is powered on;If imitative 2/ chip 2 of true device is real chip, and interface circuit provides power supply VCC_kit2 and powers for real chip after the power is turned on.
Interface 1, including 7816 interfaces and SWP interfaces, for connecting SWP interface equipments, 7816 interfaces include VCC_swp, CLK_swp, RST_swp, IO_swp signal, SWP interfaces include SWIO_swp signals;
Interface 2, including 7816 interfaces and SWP interfaces, GPIO interface, for connecting 1/ chip of emulator, 1,7816 interface packet Containing VCC_kit1, CLK_kit1, RST_kit1, IO_kit1 signal, SWP interfaces include SWIO_kit1 signals, GPIO interface packet Signal containing GPIO_kit1;
Interface 3, including 7816 interfaces, for connecting 7816 interface equipments, including signal:CLK_7816、IO_7816、 VCC_7816、RST_7816;
Interface 4, including 7816 interfaces, for connecting 2/ chip 2 of emulator, including signal:CLK_kit2、IO_kit2、 VCC_kit2、RST_kit2;
Each component connection relation is as follows:
The VCC_swp of interface 1 and the VCC_kit1 of interface 2 are connected directly, the SWIO_ of the SWIO_swp and interface 2 of interface 1 Kit1 is connected directly;
Signal switching module is connected with CLK_swp, RST_swp, IO_swp of interface 1, with the CLK_kit1 of interface 2, RST_kit1, IO_kit1, GPIO_kit1 are connected, and are connected with CLK_7816, IO_7816 of interface 3, the CLK_ with interface 4 Kit2, IO_kit2 are connected, and are connected with the hot reset signal of power reset processing module output;
Power reset processing module connect outer, the also VCC_ with interface 3 by hot reset signal with signal switching module 7816, RST_7816 is connected;
Power reset generation module is connected with VCC_kit2, RST_kit2 of interface 4.
The peripheral interface of interface circuit of the present invention connects 2 interface equipments and 2 emulator/chips, including:SWP Interface equipment, 7816 interface equipments, 1/ chip 1 of emulator, 2/ chip 2 of emulator;
SWP interface equipments, the equipment of the SWP interface routines for 1/ chip 1 of tester simulator, including a SWP interface With 7816 interfaces, SWP interface equipments send status inquiry command in receiving and dispatching SWP data procedures, by 7816 interfaces, when When the command response error that 7816 interfaces receive, stop the data interaction of SWP interfaces;Generally use supports SWP interface communications Mobile phone or other terminal devices are used to test as SWP interface equipments.
7816 interface equipments send the test command of SWP interfaces for the program to be measured into 1/ chip 1 of emulator, and Receive the data of program response to be measured;The card reader of 7816 interface of generally use is as 7816 interface equipments for testing.
1/ chip 1 of emulator, for debugging or testing SWP interface routines, 1/ chip 1 of emulator realizes that chip only includes one A SWP interfaces and 7816 interfaces, SWP interfaces are interface to be measured, 7816 interfaces of interface 3 be used for 7816 interface equipments into Row communication realizes that 7816 interface equipments test the SWP interfaces of 1/ chip 1 of emulator, and 1/ chip 1 of emulator refers to having The emulator or real chip of the emulation chip function of 7816 interfaces and SWP interfaces;
2/ chip 2 of emulator, the status inquiry command for the 7816 interfaces transmission to SWP interface equipments carry out response, Ensure SWP interface equipments normal work, 2/ chip 2 of emulator refers to the emulation chip for having the function of 7816 interfaces and SWP interfaces Emulator or real chip.
Interface circuit of the present invention, support survey SWP interface routines using the emulator of emulation chip function Examination can also be supported to being surveyed simultaneous with the SWP interface routines of real chip of 7816 interfaces, GPIO interface, SWP interfaces Examination.
The program to be measured of 1/ chip 1 of emulator operation controls GPIO_kit1 signals, simultaneously to switch 1, switch 2, switch 3 Switch over operation, realize power-up initializing, 7816 interfaces of 1 interface of interface, 2 interface, 3 interface 4,1 interface 2 of interface SWP connect The communication function of mouth, operating procedure are as follows:
Step 1, interface circuit is connected and is powered on 1/ chip 1 of emulator, 2/ chip 2 of emulator, if emulation 1/ chip 1 of device and 2/ chip 2 of emulator are emulator, need first to power on emulator, then interface circuit is powered on, emulator 1/ Chip 1 and 2/ chip 2 of emulator are real chip, and interface circuit provides power supply and powers for real chip after the power is turned on;Emulator 1/ After the power is turned on, the program to be measured in 1/ chip 1 of emulator controls GPIO_kit1 to chip 1, makes 1 He of interface by signal switching module Interface 2 is connected to induction signal;
Step 2, SWP interface equipments are connected, by program to be measured in 1/ chip 1 of emulator complete interface 2 SWP interfaces and The initialization of 7816 interfaces of interface 2, program to be measured control GPIO_kit1, make interface 1 7816 interfaces and interface 4 7816 Interface is connected to induction signal, and 7816 interfaces for making interface 3 are connected to induction signal with 7816 interfaces of interface 2;
Step 3,7816 interface equipments are connected, 7816 interface equipments send SWP test commands to 1/ chip 1 of emulator, imitate 1/ chip 1 of true device and SWP interface equipments carry out SWP data communications, and SWP interface equipments connect by the 7816 of 1 interface 4 of interface simultaneously Mouth sends status inquiry command to 2/ chip 2 of emulator, and 2/ chip of emulator, 2 normal response ensures 1/ chip of emulator, 1 He SWP data between SWP interface equipments normally interact;Different SWP test commands are sent, until 1/ chip 1 of emulator is all The test of SWP interface functions is completed.
Description of the drawings
Fig. 1 is the interface circuit structure figure for supporting SWP and 7816 interfaces while debugging.
Fig. 2 is SWP and 7816 interfaces while the operational flowchart of debugging.
Specific implementation mode
Interface circuit of the present invention and method are described in detail below in conjunction with the accompanying drawings.
As shown in Figure 1, interface circuit includes 3 modules and 4 external interfaces:3 modules include signal switching module, electricity Source reset processing module, power reset generation module, 4 interfaces include interface 1, interface 2, interface 3, interface 4.Signal switches mould Block carries out the switching of signal under the control of the GPIO_kit1 signals of interface 2, realizes the interconnection between each interface of power-up initializing, And interconnection when SWP interface normal communications between interface.
Power up initialization process includes following 2 operations:
Operation one:When power-up initializing, interface 1 is connected with interface 2, CLK_swp connection CLK_kit1, RST_swp connections RST_kit1, IO_swp connect IO_kit1, after SWP interface equipments are connected to interface 1, are completed between 1/ chip 1 of emulator The initialization of 7816 and SWP interfaces;
Operation two:Power reset generation module is that 2/ chip 2 of emulator powers and generates reset operation, later emulator 2/ The order of 2 energy 7816 interface of normal response of chip.
SWP interface normal communications include following 2 operations:
Operation one:After completing power-up initializing, 7816 interfaces of interface 1 are connected with interface 4, CLK_swp connections CLK_ Kit2, IO_swp connect IO_kit2, the status inquiry command that SWP interface equipments are sent by 7816 interfaces, 2/ chip of emulator 2 being capable of normal response;
Operation two:After completing power-up initializing, 7816 interfaces of interface 3 are connected with interface 2, CLK_7816 connections CLK_ Kit1, IO_7816 connect IO_kit1, and after 7816 interface equipments are connected to interface 3,7816 are carried out between 1/ chip 1 of emulator Interface initialization, 7816 interface equipments control VCC_7816 and RST_7816 signals and send cold reset or hot reset, by electricity Source reset processing module generates hot reset, and hot reset operation, later 7816 interface equipments and emulation are carried out to 1/ chip 1 of emulator The data transmission of 7816 test commands is carried out between 1/ chip 1 of device.
As shown in Fig. 2, the operational flowchart that SWP and 7816 interfaces are debugged simultaneously.It is connect with interface equipment according to interface suitable Sequence is divided into 3 steps:
Step 1, interface circuit is connected with 1/ chip 1 of emulator, 2/ chip 2 of emulator, and is powered on, emulator 1/ Program in chip 1 controls GPIO_kit1, and interface 1 is made to be connected with interface 2, into 7816 interface states, power reset production Raw module is powered on to 7816 interfaces of 2/ chip 2 of emulator, and the program in 2/ chip 2 of emulator brings into operation into 7816 interfaces Reception state;
Step 2, SWP interface equipments are connected, SWP interface equipments are completed with 1/ chip 1 of emulator by 7816 interfaces initial Change connection, SWP interfaces, 7816 interfaces of 1/ chip 1 of SWP interface equipments and emulator can carry out data transmit-receive behaviour at this time Make.After the completion of 1/ chip of emulator, 1 Program detects initialization, control GPIO_kit1 makes 7816 interfaces and interface of interface 1 4 are connected, and 7816 interfaces of interface 3 is made to be connected with interface 2, after realizing initialization, the SWP interfaces and emulator of SWP interface equipments 1/ chip 1 communicates, and 7816 interfaces and 2/ chip 2 of emulator of SWP interface equipments communicate, 7816 interface equipments and 1/ core of emulator Piece 1 communicates.
Step 3,7816 interface equipments are connected, 7816 interface equipments send SWP by 7816 interfaces to 1/ chip 1 of emulator After 1/ chip 1 of emulator receives order, data interaction is carried out with the SWP interfaces of SWP interface equipments for test command.SWP interfaces are set When standby SWP interface communications, status inquiry command is sent to 2/ chip 2 of emulator by 7816 interfaces, 2/ chip 2 of emulator is received To after status inquiry command, status information is correctly responded and returns, SWP interface equipments receive the response of 2/ chip 2 of emulator, after It is continuous to carry out SWP interface data communications with 1/ chip 1 of emulator.The SWP interfaces of SWP interface equipments are carried out with 1/ chip 1 of emulator SWP data interactions, 7816 interfaces and 2/ chip 2 of emulator of SWP interface equipments carry out 7816 data interactions, primary until completing SWP data communications, 1/ chip 1 of emulator complete a SWP interface communication after to 7816 interface equipments send test command into A SWP test command is completed in row response, and 7816 interface equipments send different SWP to 1/ chip 1 of emulator and test life later It enables, until 1/ chip of emulator, 1 all SWP interface functions tests are completed.

Claims (4)

1. a kind of interface circuit for supporting SWP and 7816 interfaces while debugging, it is characterised in that 1/ chip 1 of emulator includes one 7816 interfaces and a SWP interface by an interface circuit with signal handoff functionality, and increase by 2/ chip 2 of emulator, Test command is sent using 7816 interface equipments, the SWP interface routines of 1/ chip 1 of emulator are carried out using SWP interface equipments Debugging and test, wherein interface circuit includes:Signal switching module, power reset processing module, power reset generation module are total Totally 4 external interfaces, each component function declaration are as follows for 3 modules and interface 1, interface 2, interface 3, interface 4:
Signal switching module includes switch 1, switch 2, switch 3 totally 3 switching switching circuits, for realizing the mutual of interface signal Even, 1/ chip 1 of emulator is connected with SWP interface equipments or 7816 interface equipments, by 2/ chip 2 of emulator and SWP interfaces Equipment is connected;
The power supply VCC_7816 and reset RST_7816 signals that power reset processing module is exported according to 7816 interface equipments, generate Hot reset signal carries out 7816 interfaces of 1/ chip 1 of emulator when 1/ chip 1 of emulator is connect with 7816 interface equipments Hot reset operates;
Power reset generation module out-put supply VCC_kit2 and reset RST_ki2 signals, for 2/ chip 2 of emulator 7816 interfaces are powered on, lower electricity and reset operate;
Interface 1 includes 7816 interfaces and SWP interfaces, and for connecting SWP interface equipments, 7816 interfaces include VCC_swp, CLK_ Swp, RST_swp, IO_swp signal, SWP interfaces include SWIO_swp signals;
Interface 2 includes 7816 interfaces, SWP interfaces, GPIO interface, includes VCC_ for connecting 1/ chip of emulator, 1,7816 interface Kit1, CLK_kit1, RST_kit1, IO_kit1 signal, SWP interfaces include GPIO_ comprising SWIO_kit1 signals, GPIO interface Kit1 signals;
Interface 3 includes 7816 interfaces, for connecting 7816 interface equipments, including signal:CLK_7816、IO_7816、VCC_ 7816、RST_7816;
Interface 4 includes 7816 interfaces, for connecting 2/ chip 2 of emulator, including signal:CLK_kit2、IO_kit2、VCC_ kit2、RST_kit2;
Each component connection relation is as follows:
The VCC_swp of interface 1 and the VCC_kit1 of interface 2 are connected directly, the SWIO_kit1 of the SWIO_swp and interface 2 of interface 1 It is connected directly;
Signal switching module is connected with CLK_swp, RST_swp, IO_swp of interface 1, CLK_kit1, RST_ with interface 2 Kit1, IO_kit1, GPIO_kit1 are connected, and are connected with CLK_7816, IO_7816 of interface 3, with the CLK_kit2 of interface 4, IO_kit2 is connected, and is connected with the hot reset signal of power reset processing module output;
Power reset processing module is connected with VCC_7816, RST_7816 of interface 3;
Power reset generation module is connected with VCC_kit2, RST_kit2 of interface 4.
2. a kind of interface circuit for supporting SWP and 7816 interfaces while debugging according to claim 1, it is characterised in that institute Periphery 2 interface equipments of connection and 2 emulator/chips of interface circuit are stated, including:SWP interface equipments, 7816 interfaces are set Standby, 1/ chip 1 of emulator, 2/ chip 2 of emulator;
SWP interface equipments, the equipment of the SWP interface routines for 1/ chip 1 of tester simulator, including a SWP interface and one A 7816 interface, SWP interface equipments send status inquiry command in receiving and dispatching SWP data procedures, by 7816 interfaces, when 7816 When the command response error that interface receives, stop the data interaction of SWP interfaces;
7816 interface equipments, the test command of SWP interfaces is sent for the program to be measured into 1/ chip 1 of emulator, and is received The data of program response to be measured;
1/ chip 1 of emulator, for debugging or testing SWP interface routines, the SWP interfaces of 1/ chip 1 of emulator are interface to be measured, 7816 interfaces of interface 3 realize 7816 interface equipments to 1/ chip 1 of emulator for being communicated with 7816 interface equipments SWP interfaces are tested, and 1/ chip 1 of emulator refers to the emulator of the emulation chip function with 7816 interfaces and SWP interfaces Or real chip;
2/ chip 2 of emulator, the status inquiry command for the 7816 interfaces transmission to SWP interface equipments carry out response, ensure SWP interface equipments work normally, and 2/ chip 2 of emulator refers to the imitative of the emulation chip function with 7816 interfaces and SWP interfaces True device or real chip.
3. a kind of interface circuit for supporting SWP and 7816 interfaces while debugging according to claim 1, it is characterised in that branch Hold and SWP interface routines tested using the emulator of emulation chip function, can also support to simultaneous with 7816 interfaces, GPIO interface, SWP interfaces the SWP interface routines of real chip tested.
4. a kind of method for supporting SWP and 7816 interfaces while debugging is applied to interface circuit described in claim 1, special Sign is the control GPIO_kit1 signals of the program to be measured in 1/ chip 1 of emulator, is carried out at the same time to switch 1, switch 2, switch 3 Handover operation realizes the SWP interfaces of power-up initializing, 7816 interfaces of 1 interface of interface, 2 interface, 3 interface 4,1 interface 2 of interface Communication function, operating procedure are as follows:
Step 1, interface circuit is connected and is powered on 1/ chip 1 of emulator, 2/ chip 2 of emulator, if emulator 1/ Chip 1 and 2/ chip 2 of emulator are emulator, need first to power on emulator, then interface circuit is powered on, 1/ chip of emulator 1 and 2/ chip 2 of emulator be real chip, interface circuit provide after the power is turned on power supply be real chip power supply;1/ chip 1 of emulator After the power is turned on, program to be measured controls GPIO_kit1, so that interface 1 is connected to induction signal with interface 2 by signal switching module;
Step 2, SWP interface equipments are connected, the SWP interfaces and interface of interface 2 are completed by program to be measured in 1/ chip 1 of emulator The initialization of 2 7816 interfaces, program to be measured control GPIO_kit1, make 7816 interfaces of interface 1 and 7816 interfaces of interface 4 It is connected to induction signal, 7816 interfaces for making interface 3 are connected to induction signal with 7816 interfaces of interface 2;
Step 3,7816 interface equipments are connected, 7816 interface equipments send SWP test commands, emulator to 1/ chip 1 of emulator 1/ chip 1 and SWP interface equipments carry out SWP data communications, SWP interface equipments simultaneously by 7816 interfaces of 1 interface 4 of interface to 2/ chip 2 of emulator sends status inquiry command, and 2/ chip of emulator, 2 normal response ensures that 1/ chip 1 of emulator and SWP connect SWP data between jaws equipment normally interact;Different SWP test commands are sent, until 1/ chip of emulator, 1 all SWP connect Mouth functional test is completed.
CN201610754121.4A 2016-08-29 2016-08-29 A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging Active CN106354597B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610754121.4A CN106354597B (en) 2016-08-29 2016-08-29 A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610754121.4A CN106354597B (en) 2016-08-29 2016-08-29 A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging

Publications (2)

Publication Number Publication Date
CN106354597A CN106354597A (en) 2017-01-25
CN106354597B true CN106354597B (en) 2018-09-18

Family

ID=57857261

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610754121.4A Active CN106354597B (en) 2016-08-29 2016-08-29 A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging

Country Status (1)

Country Link
CN (1) CN106354597B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107528571B (en) * 2017-09-07 2021-01-26 成都航天通信设备有限责任公司 FPGA simulator switching device and method
CN107819528A (en) * 2017-09-28 2018-03-20 四川九州电子科技股份有限公司 A kind of test circuit for supporting a variety of WiFi modules
CN115174431B (en) * 2022-06-30 2023-09-05 无锡融卡科技有限公司 Simple SWP full duplex logic signal acquisition device and method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1887494A1 (en) * 2006-07-31 2008-02-13 Axalto SA Electronic device with several short-circuitable interfaces
CN102117344A (en) * 2009-12-30 2011-07-06 上海华虹集成电路有限责任公司 Method realizing SIM (subscriber identity module) card chip multi-interface system verification environment
CN103400096A (en) * 2013-08-20 2013-11-20 东信和平科技股份有限公司 Dual-purpose card reader, as well as NFC-SIM (near field communication-subscriber identity module) card reader and testing method thereof
EP2811308A1 (en) * 2013-06-04 2014-12-10 Eastcompeace Technology Co. Ltd Method and system for tracing and processing smart card interactive data

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN204537224U (en) * 2015-02-11 2015-08-05 深圳市文鼎创数据科技有限公司 A kind of NFC payment mechanism

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1887494A1 (en) * 2006-07-31 2008-02-13 Axalto SA Electronic device with several short-circuitable interfaces
CN102117344A (en) * 2009-12-30 2011-07-06 上海华虹集成电路有限责任公司 Method realizing SIM (subscriber identity module) card chip multi-interface system verification environment
EP2811308A1 (en) * 2013-06-04 2014-12-10 Eastcompeace Technology Co. Ltd Method and system for tracing and processing smart card interactive data
CN103400096A (en) * 2013-08-20 2013-11-20 东信和平科技股份有限公司 Dual-purpose card reader, as well as NFC-SIM (near field communication-subscriber identity module) card reader and testing method thereof

Also Published As

Publication number Publication date
CN106354597A (en) 2017-01-25

Similar Documents

Publication Publication Date Title
CN105510763A (en) Integrated circuit pin testing device
CN104063348B (en) Realize the device and method of compatible USB communications and voice communication
CN106354597B (en) A kind of interface circuit and method for supporting SWP and 7816 interfaces while debugging
CN109144036B (en) Manipulator simulation test system and test method based on FPGA chip
CN106953654A (en) Universal Integrated Circuit Card is detected
US20080120058A1 (en) Multi-cpu mobile terminal and multi-cpu test system and method
CN105911451A (en) Chip test method and chip test device
CN104219003A (en) Communication device, test system and test method thereof
CN105469675A (en) Intelligent experiment teaching system
CN105792239A (en) SIM (Subscriber Identity Module) card compatibility test system and control method thereof
CN100384287C (en) Radio communication detecting system
CN203444464U (en) Intelligent terminal device
CN201011718Y (en) Wireless network interface card for developing and its developing device
CN101877863A (en) Serial interface communication test system
CN217010875U (en) Radio frequency test equipment and system
CN203761452U (en) Cell phone platform test applied engine system
CN208110030U (en) A kind of communication test plate of ammeter communication module
CN101505163B (en) Telephone functional module for mobile terminal
CN106803776B (en) Radio frequency front end testing device and radio frequency front end testing method
CN113824613B (en) Network reliability test method, test system and storage medium
CN106685588B (en) Adapter, data transmission system and method
CN210327591U (en) Carrier chip test system
CN112798932A (en) Multi-chip compatibility testing method and device
CN103412219B (en) Multistation testing apparatus and the interface arrangement for this multistation testing apparatus
CN203587708U (en) Multi-station tester and interface device for same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant