CN106326186A - System on chip, graph drawing method, intermediate layer and embedded equipment - Google Patents

System on chip, graph drawing method, intermediate layer and embedded equipment Download PDF

Info

Publication number
CN106326186A
CN106326186A CN201510368425.2A CN201510368425A CN106326186A CN 106326186 A CN106326186 A CN 106326186A CN 201510368425 A CN201510368425 A CN 201510368425A CN 106326186 A CN106326186 A CN 106326186A
Authority
CN
China
Prior art keywords
graphic
intermediate layer
graph data
configuration information
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510368425.2A
Other languages
Chinese (zh)
Other versions
CN106326186B (en
Inventor
赵丙山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen ZTE Microelectronics Technology Co Ltd
Original Assignee
Shenzhen ZTE Microelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen ZTE Microelectronics Technology Co Ltd filed Critical Shenzhen ZTE Microelectronics Technology Co Ltd
Priority to CN201510368425.2A priority Critical patent/CN106326186B/en
Priority to PCT/CN2016/077924 priority patent/WO2017000605A1/en
Publication of CN106326186A publication Critical patent/CN106326186A/en
Application granted granted Critical
Publication of CN106326186B publication Critical patent/CN106326186B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers

Abstract

The invention discloses a system on chip. The system on chip comprises a central processing unit, a graphics processing unit and a frame buffer device, wherein the central processing unit is used for running an intermediate layer; the graphics processing unit is used for acquiring configuration information, graphic data to be drawn and a processing task corresponding to the graphic data from the intermediate layer, drawing the graphic data according to the processing task and the configuration information to obtain a first graphic picture, and outputting the first graphic picture to the frame buffer device; the frame buffer device is used for acquiring the configuration information, the graphic data and the processing task from the intermediate layer, and buffering the configuration information, the graphic data and the processing task; and the central processing unit is also used for acquiring the configuration information, the graphic data and the processing task from the frame buffer device, and drawing the graphic data according to the processing task and the configuration information to obtain a second graphic picture. The invention also discloses a graph drawing method, an intermediate layer and embedded equipment.

Description

A kind of SOC(system on a chip), pattern drawing method, intermediate layer and embedded device
Technical field
The present invention relates to graphic plotting and Display Technique, particularly relate to a kind of SOC(system on a chip), pattern drawing method, Intermediate layer and embedded device.
Background technology
Along with mobile network is Embedded universal and development, SOC(system on a chip) in embedded device (SoC, System on Chip) function from strength to strength, therefore, the application of embedded device is more extensive, Such as user can by various multimedia applications (APP, application) such as graphics process APP, Game APP is installed in embedded system, with by graphics process APP (being also called image procossing APP) Carry out graphics process, play various game by game APP.As a example by game, the most large-scale trip Figure display effect and figure display speed are required the highest by play APP, in order to play game ratio smoothly, and figure Shape display effect and figure display speed are the important indicators that people weighed and bought embedded device.
Above-mentioned multimedia APP run during, be all based on mbedded GUI (GUI, Graphical User Interface, also known as graphical user interface), in other words, embedded (GUI) is embedding One important component part of embedded system.Different from the operating system on personal computer (PC), due to The condition of the hardware of embedded system own limits, and the GUI system of conventional PC is not suitable in embedded system Run on system, therefore create many GUI based on embedded system especially built-in Linux.At present Embedded GUI mainly has OpenGUI, Microwindows, QT/Embedded, MiniGUI etc.. But figure display effect and the figure display speed of embedded device are the most unsatisfactory at present, for example, Graphic user interface (GUI, Graphical User Interface, also known as graphical user interface) system relates to A lot of graphic operations, such as draw point, setting-out, filling, transparency process, smoothness process, the superposition of layer, Font processing, pinup picture etc..If these graphic operations are all processed by central processing unit (CPU), that This will be to CPU load the biggest.
In prior art, the most unspecial for carrying out graphics process in the SOC(system on a chip) of embedded device Graphic process unit (Graphics Processing Unit, GPU), thus cause all of graphic plotting to operate All give CPU process, so increase the load of CPU, and then reduce the overall performance of system, Especially carrying out complicated game operation when, interface display can be blocked time, finally affects the experience of user.
Summary of the invention
In view of this, the embodiment of the present invention provides one for solving at least one problem present in prior art Plant SOC(system on a chip), pattern drawing method, intermediate layer and embedded device, it is possible to increase the entirety of SOC(system on a chip) The speed that performance and then raising figure show, finally improves Consumer's Experience.
The technical scheme of the embodiment of the present invention is achieved in that
First aspect, the embodiment of the present invention provides a kind of SOC(system on a chip), and described SOC(system on a chip) includes central authorities' process Device, graphic process unit and framebuffer device, wherein:
Central processing unit, is used for running intermediate layer;
Graphic process unit, for from described intermediate layer obtain configuration information, graph data to be drawn and with The process task that described graph data is corresponding;
Graphic process unit, is additionally operable to enter described graph data according to described process task and described configuration information Row is drawn, and obtains the first graphic picture, and exports described first graphic picture to framebuffer device;
Framebuffer device, obtains described configuration information, graph data and described process and appoints for described intermediate layer Business;
Framebuffer device, is additionally operable to buffer described configuration information, graph data and described process task;
Central processing unit, be additionally operable to obtain from framebuffer device described configuration information, described graph data and Described process task, draws described graph data according to described process task and described configuration information, Obtain second graph picture;
Framebuffer device, is additionally operable to obtain second graph picture from described central processing unit, and by described second Graphic picture exports;And obtain the first graphic picture from described graphic process unit, and by described first figure Picture exports.
Second aspect, the embodiment of the present invention provides a kind of pattern drawing method, and described method includes:
Intermediate layer receives the call request of application layer, carries the graph data needing to be drawn in described call request The process task corresponding with to described graph data;
Intermediate layer responds described call request, and the initialization carrying out self obtains configuration information;
After the initialization is completed, intermediate layer judges whether SOC(system on a chip) is supported hardware-accelerated;
When described SOC(system on a chip) is supported hardware-accelerated, intermediate layer is by described configuration information, described graph data Graphic process unit is transferred to draw with described process task;
Intermediate layer obtains the first response message from described graphic process unit, and described first response message is used for table Whether bright graphic process unit utilizes described process task and described configuration information to draw described graph data Success,;
Described first response message is carried on by intermediate layer to be called in response, calls response return to institute by described State application layer.
The third aspect, the embodiment of the present invention provides a kind of intermediate layer, described intermediate layer include the first reception unit, Initialization unit, judging unit, drawing unit, the first acquiring unit and output unit, wherein:
Described first receives unit, for receiving the call request of application layer, carries in described call request The process task that graph data to be drawn is corresponding with to described graph data;
Described initialization unit, is used for responding described call request, and the initialization carrying out self obtains configuration letter Breath;
Described judging unit, for after the initialization is completed, it is judged that it is hardware-accelerated whether SOC(system on a chip) is supported;
Described drawing unit, for when described SOC(system on a chip) support hardware-accelerated time, by described configuration information, Described graph data and described process task transfer to graphic process unit to draw;
Described first acquiring unit, for obtaining the first response message from described graphic process unit, described the One response message is used for showing whether graphic process unit utilizes described process task and described configuration information to described Graph data carries out drawing successfully;
Described output unit, calls in response for described first response message being carried on, calls described Response returns to described application layer.
Fourth aspect, the embodiment of the present invention provides a kind of embedded device, and described embedded device includes display Screen and SOC(system on a chip), wherein:
Described SOC(system on a chip) includes central processing unit, graphic process unit and framebuffer device, wherein:
Central processing unit, is used for running intermediate layer;
Graphic process unit, for from described intermediate layer obtain configuration information, graph data to be drawn and with The process task that described graph data is corresponding;
Graphic process unit, is additionally operable to draw described graph data according to described process task, obtains One graphic picture, and described first graphic picture is exported to framebuffer device;
Framebuffer device, obtains described configuration information, described graph data and described place for described intermediate layer Reason task;
Framebuffer device, is additionally operable to buffer described configuration information, described graph data and described process task;
Central processing unit, is additionally operable to obtain described configuration information, graph data and described from framebuffer device Process task, draws described graph data according to described process task and described configuration information, obtains Second graph picture;
Framebuffer device, is additionally operable to obtain second graph picture from described central processing unit, and by described second Graphic picture exports;And, obtain the first graphic picture from described graphic process unit, and by described first figure Shape picture exports;
Described display screen, for display the first graphic picture or second graph picture.
SOC(system on a chip), pattern drawing method, intermediate layer and the embedded device that the embodiment of the present invention provides, its In, central processing unit, it is used for running intermediate layer;Graphic process unit, joins for obtaining from described intermediate layer Confidence breath, graph data to be drawn and the process task corresponding with described graph data;Graphic process unit, It is additionally operable to according to described process task and described configuration information, described graph data be drawn, obtains first Graphic picture, and described first graphic picture is exported to framebuffer device;Framebuffer device, for described Intermediate layer obtains described configuration information, graph data and described process task;Framebuffer device, is additionally operable to delay Rush described configuration information, graph data and described process task;Central processing unit, is additionally operable to set from frame buffering The standby described configuration information of middle acquisition, described graph data and described process task, according to described process task and Described graph data is drawn by described configuration information, obtains second graph picture;Framebuffer device, also For obtaining second graph picture from described central processing unit, and described second graph picture is exported, and The first graphic picture is obtained from described graphic process unit, and by described first graphic picture output;So, energy Enough improve the overall performance of SOC(system on a chip) and then improve the speed that figure shows, finally improving Consumer's Experience.
Accompanying drawing explanation
Fig. 1-1 is the SOC(system on a chip) system architecture schematic diagram when carrying out graphic plotting in correlation technique;
Fig. 1-2 is the SOC(system on a chip) system architecture schematic diagram when carrying out graphic plotting in the embodiment of the present invention;
Fig. 2 is the composition structural representation of graphic process unit in the embodiment of the present invention;
Fig. 3 be the embodiment of the present invention three pattern drawing method realize schematic flow sheet;
Fig. 4 be the embodiment of the present invention four pattern drawing method realize schematic flow sheet;
Fig. 5-1 is the composition structural representation one in the embodiment of the present invention nine intermediate layer;
Fig. 5-2 is the composition structural representation two in the embodiment of the present invention nine intermediate layer;
Fig. 6 is the composition structural representation of the embodiment of the present invention ten embedded device.
Detailed description of the invention
In prior art, GPU the most unspecial in the SOC(system on a chip) of embedded device, thus cause owning Graphic plotting operation all give CPU process, specifically, as Figure 1-1, application layer should By program (APP) 11 needs graphic plotting when, drawing engine 12 can be called;Then drawing engine 12 realize graphic plotting by DirectFB shape library 14, and DirectFB shape library 14 is in the mistake of graphing Cheng Zhong, first can be buffered in all of graph data on framebuffer device 15, and then CPU 13 buffers from frame Equipment 15 obtains graph data, carries out graphic operation process by running operating system;Computing complete after CPU 15 will process after graph data return to framebuffer device 15, then framebuffer device 15 returns to DirectFB shape library 14.In Fig. 1-1, operating system (linux) includes the bottoms such as CPU, VOU Hardware driving, drawing engine 12 can directly invoke the interface that operating system (13) provides, operate Hardware is drawn.DirectFB shape library is that a figure being specifically designed for the design of Linux shape library accelerates Intermediate layer, this intermediate layer is the offer Hardware graphics acceleration of a lightweight, input equipment treatment characteristic and takes out The shape library of elephant.The principle that realizes of DirectFB shape library is: cannot support with software encapsulation Current hardware Pattern algorithm completes hardware-accelerated, therefore, DirectFB shape library support translucent windows system and The frame of Linux buffer (Frame Buffer) drive on Multi-level display, DirectFB shape library upper Layer region be directly facing the shape library such as QT of some application layers, it is possible to for the shape library of application layer provide such as display, Picture, input device controls etc. service.From Fig. 1-1 it can be seen that current graphic plotting depends on DirectFB shape library, therefore, the graphic plotting mode shown in Fig. 1-1 is also referred to as by DirectFB figure The plotting mode in storehouse.
In framework shown in Fig. 1-1, this plotting mode by DirectFB shape library is a kind of pure software Plotting mode, all of graphic operation is all given CPU process, is so increased CPU by which Load, thus reduce the overall performance of system and then the speed that causes figure to show is slow.Existing in order to solve Having technical problem present in technology, the embodiment of the present invention will provide a kind of drawing side based on graphic process unit Formula, plotting mode based on graphic process unit can overcome slow the asking of figure display speed that SOC(system on a chip) exists Topic.
The technical solution of the present invention is further elaborated with specific embodiment below in conjunction with the accompanying drawings.
Embodiment one
Fig. 1-2 is the SOC(system on a chip) system architecture schematic diagram when carrying out graphic plotting in the embodiment of the present invention, As shown in Figure 1-2, the application program (APP) 11 of application layer, needs graphic plotting when, can call Drawing engine 12;Then drawing engine 12 realizes graphic plotting, DirectFB by DirectFB shape library 14 All of graph data, during graphing, can be buffered in framebuffer device 15 by shape library 14, Then pending graph data is given graphic process unit (GPU) 16 and is carried out figure by framebuffer device 15 Calculation process;Computing complete after graphic process unit 16 will process after graph data return to framebuffer device 15, then returned to DirectFB shape library 14 by framebuffer device 15.
In Fig. 1-2, central processing unit and graphic process unit broadly fall into linux operating system floor portions.Two Person can draw, and except for the difference that, what central processing unit was corresponding is that software is drawn, and graphic process unit is corresponding Person is that hardware is drawn, and intermediate layer can be that DirectFB, DirectFB whether pass through central processing unit still Graphic process unit is drawn, and the result of drafting all gives framebuffer device, and framebuffer device finally carries To the display screen of embedded device, the display screen being then inserted into formula equipment carries out showing graphic picture.
From Fig. 1-2 it can be seen that the SOC(system on a chip) that the embodiment of the present invention provides increases graphic process unit 16, this Sample can be greatly improved the speed of graphic operation, meanwhile, it is possible to reduces the load of CPU in SOC(system on a chip), Thus improve the overall performance of system and then improve the speed that figure shows, finally improve Consumer's Experience.If One graphic operation carries out computing by graphic process unit, 1 to 2 clock cycle (CLK) of general needs, If same graphic operation allows CPU carry out computing, at least need 20 clock cycle, it is seen then that at sheet Upper system increases graphic process unit and can be greatly improved the speed of graphic operation.It addition, for embedded For upper system, the frequency of CPU and synchronous DRAM (SDRAM, Synchronous Dynamic Random Access Memory) or dynamic random access memory (DRAM, Dynamic Random Access Memory) between bandwidth be the bottleneck of graphic operation all the time, so SOC(system on a chip) has Without graphic process unit, and the acceleration capacity of graphic process unit with or without and height, the final quality determining GUI.
If it should be noted that graphic process unit to behave in target GUI system, must need Some software intermediate layers such as DirectFB shape library is the unified interface of different hardware-accelerated offers, intermediate layer DirectFB shape library provides service for being positioned at the GUI on self, and DirectFB shape library is to use software The pattern algorithm that encapsulation Current hardware cannot be supported is hardware-accelerated to complete.The upper strata of DirectFB shape library is straight Junction to the shape library of application layer such as QT, the shape library that DirectFB shape library is application layer provide as display, Picture, input device controls etc. service, and the lower floor of DirectFB shape library region be directly facing figure (GFX) and adds Speed hardware, it is desirable to hardware driving realizes the most predetermined Picture function, and wherein GFX accelerating hardware can Think the graphic process unit in the embodiment of the present invention.
Graphic process unit in Fig. 1-2, can use various graphic process unit of the prior art, for example with Vivante 2D GPU realizes, and wherein the display of the upper layer pattern of Vivante 2D GPU provides hardware Accelerating, Vivante 2D GPU is a high performance 2D figure for electronic equipment for consumption widely Render accelerator module.Wherein, these electronic equipment for consumption planar dimensions can from minimum smart mobile phone to The electronic equipment of 1080p.
In Fig. 1-2, application layer, during carrying out mapping operation, needs to call DirectFB shape library, DirectFB shape library is relied on the frame buffered-display driver (being also called buffer device, including/dev/fb0 etc.) of kernel Access graphic process unit.
In the embodiment of the present invention, the framebuffer device (being also called frame buffered-display driver) used in SOC(system on a chip) can To use video output unit (VOU, Video Output Unit) to drive, in the mistake being embodied as Cheng Zhong, can use screen display unit (OSD, On Screen Display) to drive, need explanation , due to OSD there is limitation in hardware scaling part in this, therefore causes SOC(system on a chip) to meet Requirement in terms of zooming effect and quality.If it addition, graphic operation operation uses the mode shown in Fig. 1-1 Time, the performance of SOC(system on a chip) does not reaches the demand of user;Consideration based on the above, graphic operation operates Can be completed by graphic process unit with the function of scaling part.The realization of comparison diagram 1-1 and Fig. 1-2 below Process.
Fig. 1-1 is achieved in that application layer calls DirectFB shape library, and DirectFB shape library passes through frame Buffering (Frame Buffer) drives and obtains the parameter such as the address of hardware viewing area, display pattern, then leads to Cross the graph data that upper strata brought by software mode be decoded, scale, fill, the relational graph such as carrying After arithmetic operation, it is sent to display memory and drives output to the display screen of embedded device for OSD.Wherein, institute State software mode and refer to the realization side between the DirectFB shape library 14 in Fig. 1-1 and frame buffered-display driver 15 Formula.
Fig. 1-2 is achieved in that application layer calls DirectFB shape library, and DirectFB shape library is passed through Frame Buffer drives and obtains the parameter such as the address of hardware viewing area, display pattern, then passes through software Decoding data that upper strata is brought by mode or hardware mode, scale, fill, the relevant behaviour such as carrying After work, it is sent to display memory and drives output to screen for OSD.Wherein, described software mode refers to Fig. 1-2 In DirectFB shape library 14 and frame buffered-display driver 15 between implementation, described hardware mode refers to The implementation between DirectFB shape library 14 and graphic process unit 16 in Fig. 1-2.
Contrast before and after above-mentioned Fig. 1-1 and Fig. 1-2 is it can be seen that Fig. 1-2 of providing of the embodiment of the present invention Implementation remain original software mode operation while, with the addition of hardware mode.Set from hardware The angle of meter needs to add graphic process unit;Need to realize kernel state from software respective to drive and User space driving; Kernel state for realizing the graphic process unit of required operation during Linux system framework, User space be used for The docking operation of DirectFB shape library.
Embodiment two
Based on aforesaid embodiment one, the embodiment of the present invention provides a kind of graphic process unit, and Fig. 2 is the present invention The composition structural representation of graphic process unit in embodiment, as in figure 2 it is shown, graphic process unit 16 includes:
Host interface (main interface) 163, for providing connecing between graphic process unit and external apparatus interface Mouthful, specifically, by advanced extensible interface bus (AXI, Advanced Extensible Interface Bus) 162 communicate with the memorizer (such as DRAM/SDRAM) of SOC(system on a chip), total by senior high-performance Line interface bus (AHB, Advanced High Performance Bus) 161 and the CPU in SOC(system on a chip) Communicate.In general, Host interface is cross clock domain border in the process of transmitting graphics data, i.e. Need the more than one clock cycle data could be transferred out or transmit into.
Memory Controller Hub 166, mainly as graphics pipeline process memory request and with Host interface 163 The interface communicated, wherein, when Memory Controller Hub 166 and Host interface 163 communicate, Ke Yitong Cross the first Memory control passage 164 and 165 two passages of the second Memory control passage enter with Host interface 163 Row communication.Additionally, Memory Controller Hub 166 is also responsible for high-level element and order to be inserted into figure flowing water In line.
Pattern data memory 167, for storing graph data to be drawn, and after storage is completed Graph data;
Drawing engine 168, for utilizing the graph data being stored in pattern data memory 167 to paint System, and rasterized pattern data.
Pixel engine, pixel engine is for carrying out pixel operation and filtration carrying out rendering figure;Including pixel Engine distributor 169 and pixel engine buffer 170, wherein pixel engine distributor 169 is for figure Pixel be distributed, pixel engine buffer 170 is for caching pixel, and pixel engine distribution It is connected by pixel pipeline between device 169 with pixel engine buffer 170.Figure or image are by each pixel Composition, therefore, pixel engine is that unit processes according to pixel, and during drawing, pixel engine divides Send out device pixel data is distributed to pixel pipeline to process, after each passage is processed by pixel engine buffer Pixel data cache.
Embodiment three
Based on aforesaid embodiment, the embodiment of the present invention provides a kind of pattern drawing method, and the method is applied to Embedded device, the function that the method is realized can be by the CPU caller code in embedded device Realizing, certain program code can be saved in computer-readable storage medium, it is seen then that this embedded device is extremely Include processor and storage medium less.
Fig. 3 be the embodiment of the present invention three pattern drawing method realize schematic flow sheet, as it is shown on figure 3, should Pattern drawing method includes:
Step 301, intermediate layer receives the call request of application layer, carries and need to be drawn in described call request The graph data process task corresponding with to described graph data;
Here, described intermediate layer refers to the middle layer software, and during being embodied as, intermediate layer can be DirectFB shape library, and the software similar with DirectFB shape library.
Here, described graph data includes one and more than one graphic element, and each described figure The position coordinates of element, described process task includes and described graphic element graph of a correspondence computing.Wherein, Described graphic operation includes but not limited to picture point, setting-out, filling, transparency processes, smoothness processes, layer Superposition, Font processing, pinup picture etc. arithmetic operation.
Step 302, intermediate layer responds described call request, and the initialization carrying out self obtains configuration information;
Here, described configuration information refer to frequency output unit (VOU) depositor configuration information, described in join Confidence breath includes showing the parameter information such as address, display resolution.
Here, described intermediate layer responds described call request, and the initialization carrying out self obtains configuration information, Including: intermediate layer responds described call request, and intermediate layer control frame buffer memory device obtains video output unit The configuration information of VOU depositor, described configuration information includes showing address, display resolution.
Step 303, after the initialization is completed, intermediate layer judges whether SOC(system on a chip) is supported hardware-accelerated;
Here, during being embodied as, it is judged that SOC(system on a chip) whether support hardware-accelerated include a series of Step, such as, first determine whether whether SOC(system on a chip) includes graphic process unit, when SOC(system on a chip) does not include figure During shape processor, then SOC(system on a chip) is supported hardware-accelerated;When SOC(system on a chip) includes graphic process unit, it is judged that The graphic process unit of SOC(system on a chip) is the most normal, and when normal, then SOC(system on a chip) is supported hardware-accelerated, when not Time normal, then SOC(system on a chip) is not supported hardware-accelerated.
Step 304, when described SOC(system on a chip) is supported hardware-accelerated, intermediate layer is by described configuration information, institute State graph data and described process task transfers to graphic process unit to draw;
Here, described graphic process unit according to described process task and described configuration information to described graph data Draw, obtain the first graphic picture, including:
Determine in the position coordinates of all of graphic element in described graph data or described graph data The position coordinates of the graphic element of part;
On the position coordinates of described graphic element, corresponding element is carried out by the graphic operation according to graphic element Draw, obtain the first graphic picture;Wherein said first graphic picture is that described graphic process unit is according to described Process task and described configuration information described graph data is completed after picture to be shown.
Here, described first graphic picture can be exported to framebuffer device by graphic process unit, is then delayed by frame The equipment that rushes finally is transported to the display screen of embedded device, is then shown by the display screen of embedded device Described first graphic picture.
Step 305, intermediate layer obtains the first response message from described graphic process unit;
Here, described first response message is used for showing whether graphic process unit utilizes described process task and institute State configuration information to carry out drawing successfully to described graph data;
Step 306, described first response message is carried on by intermediate layer to be called in response, calls sound by described Described application layer should be returned to.
Here, application layer refers to the shape library in application layer, and the most Embedded GUI is the most Embedded GUI mainly has OpenGUI, Microwindows, QT/Embedded, MiniGUI etc..
In the embodiment of the present invention, described method also include step 307 to step 309, wherein:
Step 307, when described SOC(system on a chip) is not supported hardware-accelerated, intermediate layer by described configuration information, Described graph data and described process task are buffered in framebuffer device;
Step 308, intermediate layer obtains the second response message, described second response from described framebuffer device Information is used for showing whether central processing unit utilizes described process task and described configuration information to described figure figurate number Draw successfully according to carrying out;
Here, described central processor according to described process task and described configuration information to described graph data Draw, obtain second graph picture;Wherein said second graph picture is that central processing unit is according to described Process task and described configuration information described graph data is completed after picture to be shown, described Central processing unit obtains the process of second graph picture and above-mentioned graphic process unit and obtains the mistake of the first graphic picture Journey is similar to, and repeats no more the most here.
Step 309, described second response message is carried on by intermediate layer to be called in response, calls sound by described Described application layer should be returned to.
Here, described first graphic picture can be identical from second graph picture or different.
In the embodiment of the present invention, in described intermediate layer, described first graphic picture is exported to framebuffer device it Before, described method also includes: after described intermediate layer carries out anti-flicker process to described first graphic picture, To the 3rd graphic picture;Accordingly, described 3rd graphic picture is exported to framebuffer device by described intermediate layer.
Embodiment four
Based on aforesaid embodiment three, the embodiment of the present invention provides a kind of pattern drawing method, and the method is applied In embedded device, the function that the method is realized can be called by the CPU in embedded device The program code of DirectFB shape library realizes, and the program code of certain DirectFB shape library can preserve In computer-readable storage medium, it is seen then that this embedded device at least includes processor and storage medium.
Fig. 4 be the embodiment of the present invention four pattern drawing method realize schematic flow sheet, as shown in Figure 4, should Pattern drawing method includes:
Step 401, DirectFB shape library receives the call request of application layer;
Step 402, DirectFB shape library responds described call request and initializes;
Specifically, the when that DirectFB shape library carrying out the initialization operation of figure, finally call is DirectFBInit (&argc, &argv) function and DirectFBCreate (&dfb) function.The work of the two function With being to initialize whole DirectFB shape library, and it is that the practical operations such as picture below are ready.? (seeing step 421,422,423 and 424) during initialized, DirectFB shape library can control Frame Buffer drives the relevant configuration information of the OSD depositor obtaining linux kernel, described relevant configuration information For storage allocation etc., wherein configuration information mainly includes showing the parameter information such as address, display resolution. Wherein, DirectFBInit () function, mainly reading system and user-defined configuration information (configuration), process order line, read environmental variable etc..DirectFBCreate () function, uses In completing a series of initialization, and the information of various needs is saved in the data structure that IDirectFB points to In be the follow-up use of user.
Step 403, DirectFB shape library judges whether SOC(system on a chip) is supported hardware-accelerated, when being, enters Step 404, otherwise, enter step 405;
Step 404, DirectFB shape library carries out Software on Drawing;
Here, carry out figure based on the framework shown in Fig. 1-1 by the plotting mode of DirectFB shape library to paint System.
Step 405, DirectFB shape library carries out hardware drafting;
Specifically, graphic plotting is carried out based on the framework shown in Fig. 1-2 by graphic process unit.
Step 406, DirectFB shape library judges whether to support that anti-flicker processes, and when being, enters step 407, Otherwise, enter step 408;
Step 407, DirectFB shape library carries out anti-flicker process.
Step 408, flow process terminates.
In above-mentioned 403 to step 405, DirectFB shape library can check whether system has graphics process The existence of device, carries out hardware drawing if having, it's not true carries out software drawing.It addition, what hardware was drawn Premise is, needs corresponding hardware module to realize the interface function that DirectFB shape library provides.Concrete real During executing, graphic process unit can realize accelerating function accordingly according to the requirement of DirectFB shape library, Certainly, DirectFB shape library can pass through configuration file (directfbrc) file manual unlocking or closedown No-hardware option chooses whether to need hardware to draw further.
Embodiment five
DirectFB shape library is described below combine software mode and carry out the mode of graphics process.This software The shortcoming of mode is that Performance comparision is low, the figure carrying out complex scene shows when, there is picture and shows Show problem smooth not.This software mode mainly calls following function, and these functions are DirectFB figures The canonical function that shape storehouse provides is as follows:
void gFillRectangle(CardState*state,DFBRectangle*rect);
void gDrawLine(CardState*state,DFBRegion*line);
void gBlit(CardState*state,DFBRectangle*rect,int dx,int dy);
void gStretchBlit(CardState*state,DFBRectangle*srect,DFBRectangle *drect);
Embodiment six
DirectFB shape library combined with hardware (i.e. graphic process unit) mode that is described below is carried out at figure Reason.For software mode, the advantage of this hardware mode is: improve the speed of graphics process, Systematic function significantly improves.The function that this hardware mode mainly calls is the hardware docking letter that DirectFB provides Number, and need 2D Hardware drive module to implement, the function that this hardware mode mainly calls is as follows:
bool(*Blit)(void*driver_data,void*device_data,DFBRectangle*rect,int dx, int dy);
bool(*DrawLine)(void*driver_data,void*device_data,DFBRegion*line);
bool(*FillTriangle)(void*driver_data,void*device_data,DFBTriangle*tri);
bool(*StretchBlit)(void*driver_data,void*device_data,DFBRectangle *srect,DFBRectangle*drect);
Below embodiment five and embodiment six two ways are contrasted as shown in table 1:
Table 1
In table 1, from the 07th, walk to that the 18th row shows is that the environment residing for software mode and hardware mode is The same, walk to software mode that the 06th row shows and the effect that hardware mode is completed from the 01st, wherein These six indexs of the 06th row are walked to it can be seen that hardware mode is far superior to software mode from the 01st.
Embodiment seven
The most anti-flicker is described below process, due to OSD hardware itself, interlaced video is exported If, figure shows significantly shake, carries out anti-flicker on the basis of software mode and hardware mode Processing, anti-flicker processes can improve the quality that interlacing figure shows.Anti-flicker algorithm is particular by following Function realize.
void cvbs_anti_shake_neon(u8*src_addr,u8*dst_addr,u32pitch, DFBRectangle*rect,u8factor_1,u8factor_2,u8factor_3);
Comparison example five and embodiment six, this kind of anti-flashing mode is from the point of view of directly perceived, and screen does not have sudden strain of a muscle Sparkle and jitter phenomenon.
Embodiment eight
Based on aforesaid embodiment, the embodiment of the present invention provides a kind of SOC(system on a chip), during this SOC(system on a chip) includes Central processor, graphic process unit and framebuffer device, wherein:
Described SOC(system on a chip) includes central processing unit, graphic process unit and framebuffer device, wherein:
Central processing unit, is used for running intermediate layer;
Graphic process unit, for from described intermediate layer obtain configuration information, graph data to be drawn and with The process task that described graph data is corresponding;
Graphic process unit, is additionally operable to enter described graph data according to described process task and described configuration information Row is drawn, and obtains the first graphic picture, and exports described first graphic picture to framebuffer device;
Framebuffer device, obtains described configuration information, graph data and described process and appoints for described intermediate layer Business;
Framebuffer device, is additionally operable to buffer described configuration information, graph data and described process task;
Central processing unit, be additionally operable to obtain from framebuffer device described configuration information, described graph data and Described process task, draws described graph data according to described process task and described configuration information, Obtain second graph picture;
Framebuffer device, is additionally operable to obtain second graph picture from described central processing unit, and by described second Graphic picture exports;And obtain the first graphic picture from described graphic process unit, and by described first figure Picture exports.
In the embodiment of the present invention, graphic process unit and central processing unit are by the graphic picture completed (such as First graphic picture, second graph picture and the 3rd graphic picture) all may be output to framebuffer device, then Graphic picture directly drives other display interfaces of docking to be directly output to embedded device by the OSD of VOU Display screen.In general, drafting success or not information can be carried on by intermediate layer to be called in response, will adjust Application layer is returned to response.
In the embodiment of the present invention, described graphic process unit is Vivante 2D graphic process unit.
In the embodiment of the present invention, described framebuffer device is that video output unit drives.
In the embodiment of the present invention, described second graph picture is identical or different with described first graphic picture.
In the embodiment of the present invention, described graph data includes one and more than one graphic element, and often The position coordinates of graphic element described in, described process task includes transporting with described graphic element graph of a correspondence Calculate.
In the embodiment of the present invention, described intermediate layer, for receiving the call request of application layer, described in call please The process task that the graph data needing to be drawn is corresponding with to described graph data is carried in asking;
Intermediate layer, is additionally operable to respond described call request, carries out the initialization of self;
After the initialization is completed, intermediate layer, it is additionally operable to judge whether SOC(system on a chip) is supported hardware-accelerated;
When described SOC(system on a chip) is supported hardware-accelerated, intermediate layer, it is additionally operable to described graph data and described Process task transfers to graphic process unit to draw;
Intermediate layer, is additionally operable to obtain the first response message, described first response letter from described graphic process unit Breath is used for showing whether graphic process unit utilizes described process task and described configuration information to described graph data Carry out drawing successfully;
Intermediate layer, is additionally operable to be carried on described first response message call in response, calls response by described Return to described application layer.
Embodiment nine
Based on aforesaid embodiment, the embodiment of the present invention reoffers a kind of intermediate layer, and Fig. 5-1 is that the present invention is real Executing the composition structural representation one in example nine intermediate layer, as shown in fig. 5-1, this intermediate layer 500 includes that first connects Receive unit 501, initialization unit 502, judging unit 503, drawing unit the 504, first acquiring unit 505 With output unit 506, wherein:
Described first receives unit 501, for receiving the call request of application layer, takes in described call request Band needs the graph data process task corresponding with to described graph data drawn;
Described initialization unit 502, is used for responding described call request, and the initialization acquisition carrying out self is joined Confidence ceases;
Here, described initialization unit, described call request is responded for intermediate layer, intermediate layer control frame delays Equipment of depositing obtains the configuration information of video output unit (VOU) depositor, and described configuration information includes display Address, display resolution.
Described judging unit 503, for after the initialization is completed, it is judged that whether SOC(system on a chip) supports hardware Accelerate;
Described drawing unit 504, for when described SOC(system on a chip) is supported hardware-accelerated, by described configuration letter Breath, described graph data and described process task transfer to graphic process unit to draw;
Described first acquiring unit 505, for obtaining the first response message, institute from described graphic process unit State the first response message for showing whether graphic process unit utilizes described process task and described configuration information pair Described graph data carries out drawing successfully;
Described output unit 506, calls in response, by described for described first response message being carried on Call response and return to described application layer.
In the embodiment of the present invention, as shown in Fig. 5-2, described intermediate layer 500 also include buffer cell 507, Two acquiring units 508, wherein:
Described buffer cell 508, for when described SOC(system on a chip) is not supported hardware-accelerated, by configuration information, Described graph data and described process task are buffered in framebuffer device;
Described second acquisition unit 509, for obtaining the second response message, institute from described framebuffer device State the second response message for showing whether central processing unit utilizes described process task and described configuration information pair Described graph data carries out drawing successfully;
Accordingly, described output unit, call in response for described second response message is carried on, will Described call response and return to described application layer.
In the embodiment of the present invention, described intermediate layer also includes processing unit, for described first graphic picture After carrying out anti-flicker process, obtain the 3rd graphic picture;Accordingly, described intermediate layer is by described 3rd figure Picture exports to framebuffer device.
It need to be noted that: the description of above intermediate layer embodiment, the description with above-described embodiment is class As, there is the beneficial effect that same above-described embodiment is similar, do not repeat.For intermediate layer of the present invention The ins and outs not disclosed in embodiment, refer to the description of the above embodiment of the present invention and understand, for saving Length, therefore repeats no more.
Embodiment ten
Based on aforesaid embodiment, the embodiment of the present invention provides a kind of embedded device, and Fig. 6 is that the present invention is real Executing the composition structural representation of example ten embedded device, as shown in Figure 6, this embedded device 600 includes showing Display screen 601 and SOC(system on a chip) 500, wherein: described SOC(system on a chip) farther includes central processing unit, figure Processor and framebuffer device, wherein:
Central processing unit, is used for running intermediate layer;
Graphic process unit, for obtain from described intermediate layer graph data to be drawn and with described figure figurate number According to corresponding process task;
Graphic process unit, is additionally operable to draw described graph data according to described process task, obtains One graphic picture, and described first graphic picture is exported to framebuffer device;
Framebuffer device, obtains described graph data and described process task for described intermediate layer;
Framebuffer device, is additionally operable to buffer described graph data and described process task;
Central processing unit, is additionally operable to obtain described graph data and described process task from framebuffer device, According to described process task, described graph data is drawn, obtain second graph picture;
Framebuffer device, is additionally operable to obtain second graph picture from described central processing unit, and by described second Graphic picture exports, and obtains the first graphic picture from described graphic process unit, and by described first figure Picture exports;
Described display screen, for display the first graphic picture or second graph picture.
In the embodiment of the present invention, embedded device include Set Top Box, smart mobile phone, panel computer, navigator, The terminal unit such as in-car TV, personal digital assistant.
It need to be noted that: the description of above embedded device embodiment item, describe with above-described embodiment It is similar, there is the beneficial effect identical with above-described embodiment, do not repeat.Embedding for the present invention Entering the ins and outs not disclosed in formula apparatus embodiments, those skilled in the art refer to the above-mentioned reality of the present invention Execute the description of example and understand, for saving length, repeat no more here.
Should be understood that during description is in the whole text that " embodiment " or " embodiment " mentioned means with real Execute the relevant special characteristic of example, structure or characteristic to be included at least one embodiment of the present invention.Therefore, Not necessarily refer in " in one embodiment " or " in one embodiment " that entire disclosure occurs everywhere Identical embodiment.Additionally, these specific features, structure or characteristic can combine in any suitable manner In one or more embodiments.Should be understood that in various embodiments of the present invention, the sequence of above-mentioned each process Number size be not meant to the priority of execution sequence, the execution sequence of each process should be patrolled with its function and inherence Collect and determine, and the implementation process of the embodiment of the present invention should not constituted any restriction.The invention described above embodiment Sequence number, just to describing, does not represent the quality of embodiment.
It should be noted that in this article, term " include ", " comprising " or its any other variant meaning Containing comprising of nonexcludability, so that include the process of a series of key element, method, article or dress Put and not only include those key elements, but also include other key elements being not expressly set out, or also include for The key element that this process, method, article or device are intrinsic.In the case of there is no more restriction, by The key element that statement " including ... " limits, it is not excluded that including the process of this key element, method, thing Product or device there is also other identical element.
In several embodiments provided herein, it should be understood that disclosed equipment and method, can To realize by another way.Apparatus embodiments described above is only schematically, such as, and institute Stating the division of unit, be only a kind of logic function and divide, actual can have other dividing mode when realizing, As: multiple unit or assembly can be in conjunction with, or it is desirably integrated into another system, or some features can be neglected Slightly, or do not perform.It addition, the coupling each other of shown or discussed each ingredient or directly coupling Close or communication connection can be the INDIRECT COUPLING by some interfaces, equipment or unit or communication connection, can Be electrical, machinery or other form.
The above-mentioned unit illustrated as separating component can be or may not be physically separate, as The parts that unit shows can be or may not be physical location;Both may be located at a place, it is possible to To be distributed on multiple NE;Part or all of unit therein can be selected according to the actual needs Realize the purpose of the present embodiment scheme.
It addition, each functional unit in various embodiments of the present invention can be fully integrated in a processing unit, Can also be that each unit is individually as a unit, it is also possible to two or more unit are integrated in one In individual unit;Above-mentioned integrated unit both can realize to use the form of hardware, it would however also be possible to employ hardware adds soft The form of part functional unit realizes.
One of ordinary skill in the art will appreciate that: all or part of step realizing said method embodiment can Completing with the hardware relevant by programmed instruction, aforesaid program can be stored in embodied on computer readable storage In medium, this program upon execution, performs to include the step of said method embodiment;And aforesaid storage is situated between Matter includes: movable storage device, read only memory (Read Only Memory, ROM), magnetic disc or The various medium that can store program code such as CD.
Or, if the above-mentioned integrated unit of the present invention is using the form realization of software function module and as independent Production marketing or use time, it is also possible to be stored in a computer read/write memory medium.Based on so Understanding, the part that prior art is contributed by the technical scheme of the embodiment of the present invention the most in other words can Embodying with the form with software product, this computer software product is stored in a storage medium, bag Include some instructions with so that a computer equipment (can be personal computer, server or network Equipment etc.) perform all or part of of method described in each embodiment of the present invention.And aforesaid storage medium bag Include: the various media that can store program code such as movable storage device, ROM, magnetic disc or CD.
The above, the only detailed description of the invention of the present invention, but protection scope of the present invention is not limited to This, any those familiar with the art, in the technical scope that the invention discloses, can readily occur in Change or replacement, all should contain within protection scope of the present invention.Therefore, protection scope of the present invention should It is as the criterion with described scope of the claims.

Claims (10)

1. a SOC(system on a chip), it is characterised in that described SOC(system on a chip) includes central processing unit, graphics process Device and framebuffer device, wherein:
Central processing unit, is used for running intermediate layer;
Graphic process unit, for from described intermediate layer obtain configuration information, graph data to be drawn and with The process task that described graph data is corresponding;
Graphic process unit, is additionally operable to enter described graph data according to described process task and described configuration information Row is drawn, and obtains the first graphic picture, and exports described first graphic picture to framebuffer device;
Framebuffer device, obtains described configuration information, graph data and described process and appoints for described intermediate layer Business;
Framebuffer device, is additionally operable to buffer described configuration information, graph data and described process task;
Central processing unit, be additionally operable to obtain from framebuffer device described configuration information, described graph data and Described process task, draws described graph data according to described process task and described configuration information, Obtain second graph picture;
Framebuffer device, is additionally operable to obtain second graph picture from described central processing unit, and by described second Graphic picture exports;The first graphic picture is obtained from described graphic process unit, and by described first graphic picture Output.
SOC(system on a chip) the most according to claim 1, it is characterised in that described second graph picture and institute State the first graphic picture identical or different.
SOC(system on a chip) the most according to claim 1 and 2, it is characterised in that described graph data includes One and more than one graphic element, and the position coordinates of each described graphic element, described process is appointed Business includes and described graphic element graph of a correspondence computing.
SOC(system on a chip) the most according to claim 1 and 2, it is characterised in that described intermediate layer, is used for Receive the call request of application layer, described call request is carried the graph data needing to be drawn and to described figure The process task that graphic data is corresponding;
Intermediate layer, is additionally operable to respond described call request, carries out the initialization of self;
After the initialization is completed, intermediate layer, it is additionally operable to judge whether SOC(system on a chip) is supported hardware-accelerated;
When described SOC(system on a chip) is supported hardware-accelerated, intermediate layer, it is additionally operable to described graph data and described Process task transfers to graphic process unit to draw;
Intermediate layer, is additionally operable to obtain the first response message, described first response letter from described graphic process unit Breath is used for showing whether graphic process unit utilizes described process task and described configuration information to described graph data Carry out drawing successfully;
Intermediate layer, is additionally operable to be carried on described first response message call in response, calls response by described Return to described application layer.
5. a pattern drawing method, it is characterised in that described method includes:
Intermediate layer receives the call request of application layer, carries the graph data needing to be drawn in described call request The process task corresponding with to described graph data;
Intermediate layer responds described call request, and the initialization carrying out self obtains configuration information;
After the initialization is completed, intermediate layer judges whether SOC(system on a chip) is supported hardware-accelerated;
When described SOC(system on a chip) is supported hardware-accelerated, intermediate layer is by described configuration information, described graph data Graphic process unit is transferred to draw with described process task;
Intermediate layer obtains the first response message from described graphic process unit, and described first response message is used for table Whether bright graphic process unit utilizes described process task and described configuration information to draw described graph data Success;
Described first response message is carried on by intermediate layer to be called in response, calls response return to institute by described State application layer.
Method the most according to claim 5, it is characterised in that described method also includes: when described When upper system is not supported hardware-accelerated, intermediate layer is by described configuration information, described graph data and described process Task is buffered in framebuffer device;
Intermediate layer obtains the second response message from described framebuffer device, and described second response message is used for table Whether bright central processing unit utilizes described process task and described configuration information to draw described graph data Success;
Described second response message is carried on by intermediate layer to be called in response, calls response return to institute by described State application layer.
Method the most according to claim 5, it is characterised in that calling described in the response of described intermediate layer please Asking, the initialization carrying out self obtains configuration information, including:
Intermediate layer responds described call request, and intermediate layer control frame buffer memory device obtains video output unit VOU The configuration information of depositor, described configuration information includes showing address, display resolution.
8. according to the method described in any one of claim 5 to 7, it is characterised in that will in described intermediate layer Described first graphic picture exports to before in framebuffer device, and described method also includes:
After described intermediate layer carries out anti-flicker process to described first graphic picture, obtain the 3rd graphic picture; Accordingly, described 3rd graphic picture is exported to framebuffer device by described intermediate layer.
9. an intermediate layer, it is characterised in that described intermediate layer include the first reception unit, initialization unit, Judging unit, drawing unit, the first acquiring unit and output unit, wherein:
Described first receives unit, for receiving the call request of application layer, carries in described call request The process task that graph data to be drawn is corresponding with to described graph data;
Described initialization unit, is used for responding described call request, and the initialization carrying out self obtains configuration letter Breath;
Described judging unit, for after the initialization is completed, it is judged that it is hardware-accelerated whether SOC(system on a chip) is supported;
Described drawing unit, for when described SOC(system on a chip) support hardware-accelerated time, by described configuration information, Described graph data and described process task transfer to graphic process unit to draw;
Described first acquiring unit, for obtaining the first response message from described graphic process unit, described the One response message is used for showing whether graphic process unit utilizes described process task and described configuration information to described Graph data carries out drawing successfully;
Described output unit, calls in response for described first response message being carried on, calls described Response returns to described application layer.
10. an embedded device, it is characterised in that described embedded device include on display screen and sheet be System, wherein:
Described SOC(system on a chip) includes central processing unit, graphic process unit and framebuffer device, wherein:
Central processing unit, is used for running intermediate layer;
Graphic process unit, for from described intermediate layer obtain configuration information, graph data to be drawn and with The process task that described graph data is corresponding;
Graphic process unit, is additionally operable to draw described graph data according to described process task, obtains One graphic picture, and described first graphic picture is exported to framebuffer device;
Framebuffer device, obtains described configuration information, described graph data and described place for described intermediate layer Reason task;
Framebuffer device, is additionally operable to buffer described configuration information, described graph data and described process task;
Central processing unit, is additionally operable to obtain described configuration information, graph data and described from framebuffer device Process task, draws described graph data according to described process task and described configuration information, obtains Second graph picture;
Framebuffer device, is additionally operable to obtain second graph picture from described central processing unit, and by described second Graphic picture exports;
Described display screen, for display the first graphic picture or second graph picture.
CN201510368425.2A 2015-06-29 2015-06-29 A kind of system on chip, pattern drawing method, middle layer and embedded device Active CN106326186B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510368425.2A CN106326186B (en) 2015-06-29 2015-06-29 A kind of system on chip, pattern drawing method, middle layer and embedded device
PCT/CN2016/077924 WO2017000605A1 (en) 2015-06-29 2016-03-30 System on chip, graphic plotting method, intermediate layer, embedded device and medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510368425.2A CN106326186B (en) 2015-06-29 2015-06-29 A kind of system on chip, pattern drawing method, middle layer and embedded device

Publications (2)

Publication Number Publication Date
CN106326186A true CN106326186A (en) 2017-01-11
CN106326186B CN106326186B (en) 2019-04-30

Family

ID=57607650

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510368425.2A Active CN106326186B (en) 2015-06-29 2015-06-29 A kind of system on chip, pattern drawing method, middle layer and embedded device

Country Status (2)

Country Link
CN (1) CN106326186B (en)
WO (1) WO2017000605A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107067453A (en) * 2017-03-10 2017-08-18 珠海研果科技有限公司 A kind of MiniGUI based on linux system is drawn draws the method shown simultaneously with GPU
CN112379875A (en) * 2020-11-13 2021-02-19 武汉蓝星科技股份有限公司 TD GUIE graphic system and QT graphic rendering library data interaction method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108283804A (en) * 2017-12-28 2018-07-17 天脉聚源(北京)科技有限公司 A kind of image processing method and device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1890660A (en) * 2003-11-19 2007-01-03 路西德信息技术有限公司 Method and system for multiple 3-d graphic pipeline over a PC bus
CN103946789A (en) * 2011-05-16 2014-07-23 高通股份有限公司 Rendering mode selection in graphics processing units
US20150006925A1 (en) * 2013-07-01 2015-01-01 Advanced Micro Devices, Inc. Allocating power to compute units based on energy efficiency
US20150042650A1 (en) * 2013-08-12 2015-02-12 Samsung Electronics Co., Ltd. Graphics processing unit, method of operating the same, and devices including the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004004796A (en) * 2002-04-25 2004-01-08 Matsushita Electric Ind Co Ltd Image processor
KR100652705B1 (en) * 2004-12-30 2006-12-01 엘지전자 주식회사 Apparatus and method for enhancing image quality of mobile communication terminal
JP2007065758A (en) * 2005-08-29 2007-03-15 Toshiba Corp Information processing apparatus and system control method
CN102880587B (en) * 2012-10-09 2014-12-24 无锡江南计算技术研究所 Embedded accelerating core based independent graphics card architecture

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1890660A (en) * 2003-11-19 2007-01-03 路西德信息技术有限公司 Method and system for multiple 3-d graphic pipeline over a PC bus
CN103946789A (en) * 2011-05-16 2014-07-23 高通股份有限公司 Rendering mode selection in graphics processing units
US20150006925A1 (en) * 2013-07-01 2015-01-01 Advanced Micro Devices, Inc. Allocating power to compute units based on energy efficiency
US20150042650A1 (en) * 2013-08-12 2015-02-12 Samsung Electronics Co., Ltd. Graphics processing unit, method of operating the same, and devices including the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107067453A (en) * 2017-03-10 2017-08-18 珠海研果科技有限公司 A kind of MiniGUI based on linux system is drawn draws the method shown simultaneously with GPU
CN112379875A (en) * 2020-11-13 2021-02-19 武汉蓝星科技股份有限公司 TD GUIE graphic system and QT graphic rendering library data interaction method

Also Published As

Publication number Publication date
CN106326186B (en) 2019-04-30
WO2017000605A1 (en) 2017-01-05

Similar Documents

Publication Publication Date Title
US10346946B2 (en) Data distribution fabric in scalable GPUs
CN109478310B (en) Multi-resolution deferred shading using a texel shader in a computing environment
US11798123B2 (en) Mechanism to accelerate graphics workloads in a multi-core computing architecture
US7805589B2 (en) Relative address generation
US9916634B2 (en) Facilitating efficient graphics command generation and execution for improved graphics performance at computing devices
US10338953B2 (en) Facilitating execution-aware hybrid preemption for execution of tasks in computing environments
US20170154403A1 (en) Triple buffered constant buffers for efficient processing of graphics data at computing devices
US20170140570A1 (en) Facilitating efficeint centralized rendering of viewpoint-agnostic graphics workloads at computing devices
US10565670B2 (en) Graphics processor register renaming mechanism
US10776156B2 (en) Thread priority mechanism
US20170263040A1 (en) Hybrid mechanism for efficient rendering of graphics images in computing environments
WO2017107118A1 (en) Facilitating efficient communication and data processing across clusters of computing machines in heterogeneous computing environment
KR20210134207A (en) Cloud gaming adaptive synchronization mechanism
US20170212791A1 (en) Facilitating dynamic thread-safe operations for variable bit-length transactions on computing devices
CN109844802B (en) Mechanism for improving thread parallelism in a graphics processor
CN106326186A (en) System on chip, graph drawing method, intermediate layer and embedded equipment
US9589312B2 (en) Exploiting frame-to-frame coherence for optimizing color buffer clear performance in graphics processing units
EP3903896B1 (en) Cloud gaming adaptive synchronization mechanism
US10769751B2 (en) Single input multiple data processing mechanism
US9734597B2 (en) Interpolated minimum-maximum compression/decompression for efficient processing of graphics data at computing devices
US20170371662A1 (en) Extension of register files for local processing of data in computing environments
WO2017082976A1 (en) Facilitating efficeint graphics commands processing for bundled states at computing devices
WO2017112030A1 (en) Clustered color compression for efficient processing of graphics data at computing devices

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
EE01 Entry into force of recordation of patent licensing contract
EE01 Entry into force of recordation of patent licensing contract

Application publication date: 20170111

Assignee: Xi'an Chris Semiconductor Technology Co. Ltd.

Assignor: SHENZHEN ZTE MICROELECTRONICS TECHNOLOGY CO., LTD.

Contract record no.: 2019440020036

Denomination of invention: System on chip, graph drawing method, intermediate layer and embedded equipment

Granted publication date: 20190430

License type: Common License

Record date: 20190619