CN106227292B - Clock control device, clock control method and touch display device - Google Patents

Clock control device, clock control method and touch display device Download PDF

Info

Publication number
CN106227292B
CN106227292B CN201610586889.5A CN201610586889A CN106227292B CN 106227292 B CN106227292 B CN 106227292B CN 201610586889 A CN201610586889 A CN 201610586889A CN 106227292 B CN106227292 B CN 106227292B
Authority
CN
China
Prior art keywords
clock
control
wake
gate
touch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610586889.5A
Other languages
Chinese (zh)
Other versions
CN106227292A (en
Inventor
张路
高晨明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chipone Technology Beijing Co Ltd
Original Assignee
Chipone Technology Beijing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipone Technology Beijing Co Ltd filed Critical Chipone Technology Beijing Co Ltd
Priority to CN201610586889.5A priority Critical patent/CN106227292B/en
Publication of CN106227292A publication Critical patent/CN106227292A/en
Application granted granted Critical
Publication of CN106227292B publication Critical patent/CN106227292B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/0416—Control or interface arrangements specially adapted for digitisers

Abstract

The invention discloses clock control equipment, a clock control method and touch display equipment. Wherein the apparatus comprises: the wake-up control end is used for inputting a wake-up control signal; the clock control end is used for inputting a sleep control signal; the clock generation circuit is used for generating a clock signal, wherein the input end of the clock generation circuit is connected with the clock control end; the clock output end is connected with the control end and the output end of the clock generation circuit through a first preset logic circuit and is used for outputting corresponding clock signals according to the control of the wake-up control signal and the sleep control signal, wherein the control end is composed of the wake-up control end and the clock control end through a second preset logic circuit. The invention solves the technical problem that the clock of the touch display integrated device is difficult to control in the prior art.

Description

Clock control device, clock control method and touch display device
Technical Field
The invention relates to the field of Integrated Circuit (IC) touch control, in particular to clock control equipment, a clock control method and touch control display equipment.
Background
In recent years, there has been an increasing demand for miniaturization and multifunctionality of Touch chips, and in the field of flat panel displays, particularly, in medium and small-sized screens used in smart phones and tablet computers, the trend of integrating Touch chips (Touch) and display Driver chips (ITDs) has become increasingly clear. The integrated chip has the characteristics of small area and low cost, and meets the market requirement.
In the integration process between the touch control and driving two systems, as the touch control and driving two systems respectively work in different and relatively independent time domains, the coordination difficulty between the systems is obviously increased, and particularly, the control of a system clock which is homologous can greatly influence the working power of the whole chip, so that a certain challenge is formed for the overall power consumption control.
In view of the above problems, no effective solution has been proposed at present.
Disclosure of Invention
The embodiment of the invention provides clock control equipment, a clock control method and touch control display equipment, which at least solve the technical problem that a clock of a touch control display integrated device is difficult to control in the prior art.
According to an aspect of an embodiment of the present invention, there is provided a clock control apparatus including: the wake-up control end is used for inputting a wake-up control signal; the clock control end is used for inputting a sleep control signal; the clock generation circuit is used for generating a clock signal, wherein the input end of the clock generation circuit is connected with the clock control end; the clock output end is connected with the control end and the output end of the clock generation circuit through a first preset logic circuit and is used for outputting corresponding clock signals according to the control of the wake-up control signal and the sleep control signal, wherein the control end is composed of the wake-up control end and the clock control end through a second preset logic circuit.
According to another aspect of the embodiment of the present invention, there is also provided a clock control method, including: if the wake-up control signal for waking up the preset function is monitored under the condition that the target equipment is in the dormant state, the clock output end corresponding to the preset function is controlled to output a clock signal; and under the condition that the target equipment is in an awakening state, if a dormancy control signal for dormancy preset function is monitored, controlling the clock output end corresponding to the preset function to be turned off.
According to another aspect of the embodiment of the present invention, there is also provided a touch display device, including: any of the above clock control devices.
In the embodiment of the invention, the circuit receives the wake-up control signal and the input sleep control signal through the wake-up control terminal and the clock control terminal respectively, generates a clock signal through the crystal oscillator, and outputs the clock signal of logic gate operation through the clock output terminal. According to the scheme, on one hand, through controlling the crystal oscillator, the clock switch is coordinated, so that the crystal oscillator can be started when any one of the modules is awakened, clocks are provided for the awakened modules, the clocks of the dormancy modules are turned off, and when all the modules are dormant, the crystal oscillator is turned off. The clock control device not only solves the technical problem that the clock of the touch control display integrated device is difficult to control in the prior art, ensures the normal operation of a chip, but also remarkably reduces the power consumption of the chip, and achieves the purposes of reducing the battery loss and prolonging the service life of the battery.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiments of the invention and together with the description serve to explain the invention and do not constitute a limitation on the invention. In the drawings:
fig. 1 is a schematic diagram of a clock control apparatus according to an embodiment of the present invention;
FIG. 2 is a circuit diagram of an alternative clocking device according to an embodiment of the invention; and
fig. 3 is a flow chart of a clock control method according to an embodiment of the present invention.
Detailed Description
In order that those skilled in the art will better understand the present invention, a technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in which it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the present invention without making any inventive effort, shall fall within the scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and the claims of the present invention and the above figures are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged where appropriate such that the embodiments of the invention described herein may be implemented in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
Example 1
Fig. 1 is a schematic structural diagram of a clock control apparatus according to an embodiment of the present invention, and as shown in fig. 1, the circuit includes:
the wake-up control terminal 10 is configured to input a wake-up control signal.
Specifically, in the above circuit, the wake-up control signal may be used to wake up the device when the device is in a sleep state, and the input signal of the wake-up control terminal may be 0 or 1, where 0 is used to represent a low level and 1 is used to represent a high level. In an alternative embodiment, the device to which the clock control circuit is applied wakes up the control terminal input 1 if it is woken up, otherwise the wake up input terminal remains in a low state and remains at 0.
Taking the clock signal of the clock control device for controlling the touch display device as an example, the wake-up control signal may be a signal that sends any preset trigger signal to the touch display device to power up each module of the touch display device in the sleep state, so as to respond to the external input again. For example, the wake-up control signal may be a preset event received by the device, a preset device generating a high level, etc.
The clock control terminal 20 is used for inputting the sleep control signal.
Specifically, in the above device, the sleep control signal may be used to sleep the device when the device is in an awake state, and the input signal of the sleep control terminal may also be 0 or 1, where the clock control terminal is 0, to indicate that the crystal oscillator stops outputting the clock signal, and the clock control terminal is 1, to indicate that the crystal oscillator is turned on, and to output the clock signal. The clock control end can control the output of the crystal oscillator, so that the clock control end can be used for inputting a sleep control signal, when the equipment needs to be dormant, the input of the clock control end can be adjusted to 0, namely to a low level, and the crystal oscillator stops outputting the clock, so that the clock circuit of the equipment is dormant at the same time when the equipment is dormant.
And the clock generating circuit 30 is used for generating a clock signal, wherein an input end of the clock control circuit is connected with the clock control end.
Specifically, the clock control circuit may include a crystal oscillator, where an input end of the clock control circuit is connected to the clock control end, and is configured to stop or start outputting a clock signal according to an input signal of the clock control end.
The clock output end 40 is connected with the control end and the output end of the clock generation circuit through a first preset logic circuit and is used for outputting corresponding clock signals according to the control of the wake-up control signal and the sleep control signal, wherein the control end is composed of the wake-up control end and the clock control end through a second preset logic circuit.
Specifically, since the clock output terminal is connected to the wake-up control terminal, the clock control terminal, and the output terminal of the clock generation circuit, the clock output terminal can control the clock according to the wake-up control signal input by the wake-up control terminal and the sleep control signal input by the clock control terminal, and the clock output terminal outputs the clock when the wake-up control signal is input by the wake-up control terminal, and stops outputting the clock when the sleep control signal is input by the clock control terminal.
It should be noted that the wake-up control terminal is not limited to only one, and the clock control terminal are not limited to only one, that is, the clock control device may have a plurality of wake-up control terminals, clock control terminals, and clock output terminals, in an alternative embodiment, if the clock control circuit has two wake-up control terminals, clock control terminals, and clock output terminals, the two wake-up control terminals, the two clock control terminals, and the two clock output terminals may be mirror images of each other, and the clock output terminal corresponding to one functional module corresponds to one wake-up control terminal and one clock control terminal, and outputs a clock signal according to the corresponding wake-up control terminal and clock control terminal.
The equipment receives the wake-up control signal and the input sleep control signal through the wake-up control terminal and the clock control terminal respectively, generates a clock signal through the crystal oscillator, and outputs the clock signal of logic gate operation through the clock output terminal. According to the scheme, on one hand, through controlling the crystal oscillator, the clock switch is coordinated, so that the crystal oscillator can be started when any one of the modules is awakened, clocks are provided for the awakened modules, the clocks of the dormancy modules are turned off, and when all the modules are dormant, the crystal oscillator is turned off. The clock control device not only solves the technical problem that the clock of the touch control display integrated device is difficult to control in the prior art, ensures the normal operation of a chip, but also remarkably reduces the power consumption of the chip, and achieves the purposes of reducing the battery loss and prolonging the service life of the battery.
Optionally, in the above device, the first preset logic circuit includes an and gate, and the second preset logic circuit includes an or gate.
Specifically, in the above device, an input end of the first preset logic circuit is connected to the control end and an output end of the clock generating circuit, and an output end of the first preset logic circuit is a clock output end. The input end of the second preset logic circuit is a wake-up control end and a clock control end, and the output end of the second preset logic circuit forms a control end.
It should be noted that, because the wakeup control end and the clock control end are in an or operation relationship, if any one control end is at a high level, the output of the second preset logic circuit is at a high level, and if the control end and the clock generation circuit are in an and operation relationship, it can be known that if and only if the inputs of the control end and the crystal oscillator are at a high level, the clock output end can output the high level. For example, when the sleep control command is received, the output of the crystal oscillator is 0, and the output of the clock control terminal is 0.
From the above, the above device realizes that the clock output end can output the clock signal when receiving the wake-up control signal and the clock output end can stop outputting the clock signal when receiving the sleep control signal through the logical operation relation between the control end and the clock generation circuit, so as to achieve the technical effect of saving power consumption.
Optionally, in the above device, the wake-up control end includes:
the drive wake-up control end is used for inputting a drive wake-up control signal.
The touch wake-up control end is used for inputting a touch wake-up control signal.
Specifically, when the circuit includes the two wake-up control terminals, any one wake-up control terminal receives the wake-up control signal, and can wake up the clock circuit to output the clock signal.
Optionally, in the above device, the clock control terminal includes:
and the driving clock control end is used for inputting a driving dormancy control signal.
The touch clock control end is used for inputting a touch dormancy control signal.
The second preset logic circuit comprises a first OR gate and a second OR gate, wherein the driving clock control end and the driving wake-up control end are connected to the first OR gate, and the touch clock control end and the touch wake-up control end are connected to the second OR gate.
Specifically, in the case of including the above two clock control terminals, any one of the clock control terminals receives the sleep control signal, and can output the clock signal by the sleep clock circuit.
Optionally, in the above device, the clock output terminal includes:
the driving clock output end is connected with the output end of the first AND gate;
the touch clock output end is connected with the output end of the second AND gate;
the first preset logic circuit comprises a first AND gate and a second AND gate, wherein the input end of the first AND gate is the output end of the first OR gate and the output end of the crystal oscillator, and the input end of the second AND gate is the output end of the second OR gate and the output end of the crystal oscillator.
Specifically, the circuit can control clocks corresponding to the two modules according to the two wake-up control signals and the two crystal oscillator control signals respectively under the condition that the circuit comprises two clock output ends.
Optionally, in the above device, after the touch clock control end and the driving clock control end are connected to the input end of the third or gate, the output end of the third or gate, the driving wake-up control end and the touch wake-up control end are connected to the input end of the fourth or gate, and the output end of the fourth or gate is connected to the input end of the crystal oscillator.
In an alternative embodiment, fig. 2 is a circuit diagram of an alternative clock control device according to an embodiment of the present invention, and in conjunction with the example shown in fig. 2, the clock generation circuit is an OSC crystal oscillator, the crystal oscillator is used to generate oscillation frequencies by generating clock signals in various circuits, the first or gate, the second or gate, the third or gate, the fourth or gate, the first and second and gate are respectively an or gate 1, an or gate 2, an or gate 3, an or gate 4, an and gate 1 and an and gate 2 in the figure, the driving wake-up control terminal is driver_wakeup, the touch wake-up control terminal is touch_wakeup_wakeup_up, the driving clock control terminal is driver_osc_en, the touch clock control terminal is touch_osc_en, the driving clock output terminal is driver_clk, the touch clock output terminal is touch_clk, the input terminal of the crystal oscillator is on, and the output terminal of the crystal oscillator is out. Wherein, table one is the truth table of the clock control apparatus shown in fig. 2:
list one
In the above embodiment, the touch control and the driving clocks are from the same clock source (crystal oscillator), and the control signals of the two modules to the crystal oscillator are respectively driver_osc_en and touch_osc_en. osc_en is a control signal (1 represents a control crystal oscillator output clock signal, and 0 represents a control crystal oscillator stop output clock signal) of each module to a crystal oscillator switch. The wake-up signals of the two modules are one, namely driver_wakeup and touch_wakeup, and wakeup is the wake-up signal (1 represents wake-up) of each module. A specific implementation circuit is shown in fig. 2.
Because the touch module and the driving module are mirror images of each other, taking the driving module as an example, in the initial state, assuming that both modules are in the wake-up state, both driver_osc_en and touch_osc_en are 1, and both driver_wakeup and touch_wakeup are 0. The crystal oscillator is in a working state, one input of each of the AND gate 1 and the AND gate 2 is 1, and clock signals sent by the crystal oscillator can be output to the driving and touch control module.
At this time, if the driving module enters the sleep mode (driver_osc_en is 0) for some reason, the output of the or gate 1 becomes 0, and the output of the or gate 1 is used as an input of one of the and gates 1, which turns off the and gate 1, and the clock signal of the driving module is turned off.
At this time, if the touch module also goes to sleep (touch_osc_en is 0), the control of the and gate 2 is the same as that of the and gate 1, meanwhile, the output of the or gate 2 is 0 due to the two inputs of 0, the or gate 3 also inputs 0, and the crystal oscillator stops outputting the clock signal.
At this time, if the touch module wakes up for some reason, the touch_wakeup is 1 (the signal automatically rebounds to 0 after a period of time), which directly changes the output of the or gate 3 to 1, on the one hand, turns on the crystal oscillator, on the other hand, turns on the and gate 2 again, so that the clock is output to the touch module, and after the touch module obtains the clock, the touch_osc_en is set to 1 (the touch_wakeup automatically rebounds to 0 after a period of time).
At this time, if the driver_wakeup is also awakened, the and gate 1 is opened, and driver_osc_en is also set to 1 (driver_wakeup automatically rebounds to 0 after a certain time).
Therefore, the circuit provides an achievable system clock supply mode, coordinates clock supply of the two modules in the sleep state and the wake-up state, when the two modules are all wake-up, the crystal oscillator outputs clock signals, and the clock is output to the two modules, when one module is sleep and the other module is wake-up, the crystal oscillator outputs the clock signals, but only provides clocks for the wake-up module, and when the two modules are sleep, the crystal oscillator stops outputting the clock signals. The circuit can effectively reduce the working power consumption of the chip, solves the clock management problem faced by a clock circuit in touch control and drive integration, and can prolong the service life of the battery.
Optionally, in the above device, when receiving the wake-up control signal, an input signal of the wake-up control terminal jumps from a low level to a high level; when receiving the dormancy control signal, the input signal of the clock control terminal jumps from a high level to a low level.
It should be noted that, when the wake-up control signal is received, the circuit wakes up the corresponding function of the device through the jump of the input signal of the wake-up control terminal corresponding to the wake-up module, and when the sleep control signal is received, the corresponding function of the device is dormant through the jump of the input signal of the clock control terminal corresponding to the sleep module.
Optionally, in the above device, after receiving the jump of the wake-up control signal to the high level, the wake-up control terminal automatically resumes to the low level after a preset time.
It should be noted that, when the wake-up control signal is received, the wake-up control terminal becomes high level, and is used for receiving the sleep signal by the device and entering the sleep state, if the wake-up control signal is received again, the wake-up control terminal can jump to 1 again to wake-up the device, and the clock output terminal outputs the clock signal.
Example 2
According to the above embodiment of the present application, there is also provided another clock control method that can be applied to the clock control circuit in embodiment 1, and fig. 3 is a flowchart of a clock control method according to an embodiment of the present application, the method including the steps of:
step S201, if a wake-up control signal for waking up a preset function is detected while the target device is in a sleep state, controlling a clock output terminal corresponding to the preset function to output a clock signal.
Specifically, in the above step, the preset function may be a touch function or a display driving function, the wake-up control signal may be generated by a wake-up instruction, and the clock control terminal in embodiment 1 is at a low level when the target device is in a sleep state, and the clock output terminal corresponding to the control preset function may output the clock signal by controlling the wake-up control terminal in the clock control circuit in embodiment 1 to jump to a high level.
In step S203, if the sleep control signal for sleeping the preset function is monitored while the target device is in the awake state, the clock output terminal corresponding to the preset function is controlled to be turned off.
Specifically, in the above step, the sleep control signal may be generated by a sleep instruction, and in the case that the target device is in the awake state, the clock control terminal in embodiment 1 is at a high level, and the always-off output terminal corresponding to the preset function may be the control of the clock control terminal in embodiment 1 to jump to a low level.
As can be seen from the above, the above steps of the present application provide an achievable system clock supply mode, which coordinates clock supply of the two modules in sleep and wake-up states, when both modules wake-up, the crystal oscillator outputs clock signals, and the clock outputs to both modules, when one module sleeps and the other module wakes up, the crystal oscillator outputs clock signals, but only provides clocks for the wake-up module, and when both modules sleep, the crystal oscillator stops outputting clock signals. The circuit can effectively reduce the working power consumption of the chip, solves the clock management problem faced by a clock circuit in touch control and drive integration, and can prolong the service lives of a power supply and a power supply management unit.
Example 3
According to the above embodiments of the present application, there is also provided another touch display device, which includes any one of the always control circuits in embodiment 1.
In an alternative embodiment, taking the clock control circuit of the touch display device as an example, the clock control circuit of the touch display device is an OSC crystal oscillator, the crystal oscillator is used for generating clock signals in various circuits to generate oscillation frequencies, the touch display device has a touch module and a driving module, the two clock output ends respectively provide clocks for the touch module and the driving module, the first or gate, the second or gate, the third or gate, the fourth or gate, the first and second and gate are respectively an or gate 1, an or gate 2, an or gate 3, an or gate 4, an and gate 1 and an and gate 2 in the diagram, the driving wake control end is driver_wakeup, the touch wake control end is touch_wakeup_en, the driving clock output end is driver_clk, the touch clock output end is touch_clk, and the crystal oscillator is output end of the crystal oscillator. Wherein, table one is the truth table of the clock control circuit shown in fig. 2.
In the above embodiment, the touch control and the driving clock are from the same clock source (crystal oscillator), and two modules respectively have two control signals for the crystal oscillator, namely osc_en and wakeup. Wherein osc_en is a control signal (1 represents a control crystal oscillator output clock signal, 0 represents a control crystal oscillator stop output clock signal) of each module to a crystal oscillator switch, and wakeup is a wakeup signal (1 represents wakeup) of each module. A specific implementation circuit is shown in fig. 1.
Because the touch module and the driving module are mirror images of each other, taking the driving module as an example, in the initial state, assuming that both modules are in the wake-up state, both driver_osc_en and touch_osc_en are 1, and both driver_wakeup and touch_wakeup are 0. The crystal oscillator is in a working state, one input of each of the AND gate 1 and the AND gate 2 is 1, and clock signals sent by the crystal oscillator can be output to the driving and touch control module.
At this time, if the driving module enters the sleep mode (driver_osc_en is 0) for some reason, the output of the or gate 1 becomes 0, and the output of the or gate 1 is used as an input of one of the and gates 1, which turns off the and gate 1, and the clock signal of the driving module is turned off.
At this time, if the touch module also goes to sleep (touch_osc_en is 0), the control of the and gate 2 is the same as that of the and gate 1, meanwhile, the output of the or gate 2 is 0 due to the two inputs of 0, the or gate 3 also inputs 0, and the crystal oscillator stops outputting the clock signal.
At this time, if the touch module wakes up for some reason, the touch_wakeup is 1 (the signal automatically rebounds to 0 after a period of time), which directly changes the output of the or gate 3 to 1, on the one hand, turns on the crystal oscillator, on the other hand, turns on the and gate 2 again, so that the clock is output to the touch module, and after the touch module obtains the clock, the touch_osc_en is set to 1 (the touch_wakeup automatically rebounds to 0 after a period of time).
At this time, if the driver_wakeup is also awakened, the and gate 1 is opened, and driver_osc_en is also set to 1 (driver_wakeup automatically rebounds to 0 after a certain time).
As can be seen from the above, the clock control circuit included in the touch display device provides an achievable system clock supply mode, coordinates clock supply of the two modules in the sleep and wake-up states of the touch display device and the display device, when the two modules are all wake-up, the crystal oscillator outputs clock signals, and the clock is output to the two modules, when one module is sleep and the other module is wake-up, the crystal oscillator outputs clock signals, but only provides clocks for the wake-up module, and when the two modules are both sleep, the crystal oscillator stops outputting clock signals. The circuit can effectively reduce the working power consumption of the chip, solves the clock management problem faced by a clock circuit in the integration of touch control and driving, and can prolong the service life of power supply equipment.
The foregoing embodiment numbers of the present invention are merely for the purpose of description, and do not represent the advantages or disadvantages of the embodiments.
In the foregoing embodiments of the present invention, the descriptions of the embodiments are emphasized, and for a portion of this disclosure that is not described in detail in this embodiment, reference is made to the related descriptions of other embodiments.
In the several embodiments provided in the present application, it should be understood that the disclosed technology content may be implemented in other manners. The above-described embodiments of the apparatus are merely exemplary, and the division of the units, for example, may be a logic function division, and may be implemented in another manner, for example, a plurality of units or components may be combined or may be integrated into another system, or some features may be omitted, or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be through some interfaces, units or modules, or may be in electrical or other forms.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present invention may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit. The integrated units may be implemented in hardware or in software functional units.
The integrated units, if implemented in the form of software functional units and sold or used as stand-alone products, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied essentially or in part or all of the technical solution or in part in the form of a software product stored in a storage medium, including instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to perform all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), a removable hard disk, a magnetic disk, or an optical disk, or other various media capable of storing program codes.
The foregoing is merely a preferred embodiment of the present invention and it should be noted that modifications and adaptations to those skilled in the art may be made without departing from the principles of the present invention, which are intended to be comprehended within the scope of the present invention.

Claims (11)

1. A clock control apparatus, characterized by comprising:
the wake-up control end is used for inputting a wake-up control signal;
the clock control end is used for inputting a sleep control signal;
the clock generation circuit is used for generating a clock signal, wherein the input end of the clock generation circuit is connected with the clock control end;
the clock output end is connected with the control end and the output end of the clock generation circuit through a first preset logic circuit and is used for outputting corresponding clock signals according to the control of the wake-up control signal and the sleep control signal, wherein the control end is composed of the wake-up control end and the clock control end through a second preset logic circuit;
wherein, the wake-up control end includes: the driving wake-up control end is used for inputting a driving wake-up control signal, and the touch wake-up control end is used for inputting a touch wake-up control signal; the clock control terminal comprises: the driving clock control end is used for inputting a driving dormancy control signal, and the touch clock control end is used for inputting a touch dormancy control signal; the clock output terminal includes: the driving clock output end is connected with the output end of the first AND gate; and the touch clock output end is connected with the output end of the second AND gate.
2. The apparatus of claim 1, wherein the first preset logic circuit comprises an and gate and the second preset logic circuit comprises an or gate.
3. The apparatus of claim 2, wherein the clock control terminal comprises:
the driving clock control end is used for inputting a driving dormancy control signal;
the touch clock control end is used for inputting a touch dormancy control signal;
the second preset logic circuit comprises a first or gate and a second or gate, the driving clock control end and the driving wake-up control end are connected to the first or gate, and the touch clock control end and the touch wake-up control end are connected to the second or gate.
4. A device according to claim 3, wherein the clock output comprises:
the driving clock output end is connected with the output end of the first AND gate;
the touch clock output end is connected with the output end of the second AND gate;
the first preset logic circuit comprises a first AND gate and a second AND gate, wherein the input end of the first AND gate is the output end of the first OR gate and the output end of the clock generation circuit, and the input end of the second AND gate is the output end of the second OR gate and the output end of the clock generation circuit.
5. The apparatus of claim 4, wherein the output of the third or gate, the driven wake-up control terminal, and the touch wake-up control terminal are connected to an input of a fourth or gate after the touch clock control terminal and the driven clock control terminal are connected to an input of the third or gate, and an output of the fourth or gate is connected to an input of the clock generation circuit.
6. The apparatus according to any one of claims 1 to 5, wherein,
when receiving a wake-up control signal, the input signal of the wake-up control terminal jumps from a low level to a high level;
when receiving the dormancy control signal, the input signal of the clock control terminal jumps from high level to low level.
7. The apparatus according to any one of claims 1 to 5, wherein the wake-up control terminal automatically resumes the low level after a preset time elapses after receiving the wake-up control signal transitions to the high level.
8. A clock control method, comprising:
if the wake-up control signal for waking up a preset function is monitored under the condition that the target equipment is in a dormant state, a clock output end corresponding to the preset function is controlled to output a clock signal; the wake-up control signal is input by a wake-up control end, and the wake-up control end comprises: the driving wake-up control end is used for inputting a driving wake-up control signal, and the touch wake-up control end is used for inputting a touch wake-up control signal;
if the target equipment is in an awakening state, if a dormancy control signal for dormancy of the preset function is monitored, a clock output end corresponding to the preset function is controlled to be turned off; the input of the dormancy control signal is completed by a clock control end, and the clock control end comprises: the driving clock control end is used for inputting a driving dormancy control signal, and the touch clock control end is used for inputting a touch dormancy control signal;
the clock output end outputs corresponding clock signals according to the wake-up control signals and the sleep control signals, and the clock output end comprises: the driving clock output end is connected with the output end of the first AND gate, and the touch clock output end is connected with the output end of the second AND gate.
9. A touch display device comprising the clock control device of any one of claims 1 to 7.
10. A storage medium comprising a stored program, wherein the program, when run, controls a device in which the storage medium resides to perform the clock control method of claim 8.
11. A processor for running a program, wherein the program when run performs the clock control method of claim 8.
CN201610586889.5A 2016-07-22 2016-07-22 Clock control device, clock control method and touch display device Active CN106227292B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610586889.5A CN106227292B (en) 2016-07-22 2016-07-22 Clock control device, clock control method and touch display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610586889.5A CN106227292B (en) 2016-07-22 2016-07-22 Clock control device, clock control method and touch display device

Publications (2)

Publication Number Publication Date
CN106227292A CN106227292A (en) 2016-12-14
CN106227292B true CN106227292B (en) 2024-01-09

Family

ID=57531514

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610586889.5A Active CN106227292B (en) 2016-07-22 2016-07-22 Clock control device, clock control method and touch display device

Country Status (1)

Country Link
CN (1) CN106227292B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103235673A (en) * 2013-04-11 2013-08-07 深圳市天微电子有限公司 Touch screen detection method and touch screen
CN103631360A (en) * 2013-11-15 2014-03-12 北京兆易创新科技股份有限公司 Chip allowing sleep mode and method
CN104636169A (en) * 2015-02-15 2015-05-20 广东欧珀移动通信有限公司 System awakening method and system awakening device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7058834B2 (en) * 2001-04-26 2006-06-06 Paul Richard Woods Scan-based state save and restore method and system for inactive state power reduction

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103235673A (en) * 2013-04-11 2013-08-07 深圳市天微电子有限公司 Touch screen detection method and touch screen
CN103631360A (en) * 2013-11-15 2014-03-12 北京兆易创新科技股份有限公司 Chip allowing sleep mode and method
CN104636169A (en) * 2015-02-15 2015-05-20 广东欧珀移动通信有限公司 System awakening method and system awakening device

Also Published As

Publication number Publication date
CN106227292A (en) 2016-12-14

Similar Documents

Publication Publication Date Title
CN102150102B (en) There is the circuit of low-power mode
US8923088B2 (en) Solid state storage device with sleep control circuit
US9568983B1 (en) Power cut off mode for conserving power in electronic devices
CN107515662B (en) Low-power-consumption management method in MCU chip for keying application
CN102037428A (en) Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
US20070005997A1 (en) Various methods and apparatuses for power states in a controller
CN104898409A (en) Method for reducing power consumption of smart watch and smart watch
US20120173782A1 (en) Method and system for managing sleep states of interrupt controllers in a portable computing device
US9477293B2 (en) Embedded controller for power-saving and method thereof
CN102289279A (en) Equipment management method and device based on RTC (Real-Time Clock) clock interrupt
JPH11288334A (en) Method and device for power down for computer system
US20150134990A1 (en) Information processing apparatus, information processing method, and program
CN102929381B (en) Electronic system and method for managing power supply thereof
TWI437419B (en) Computer system and associated sleep control method
US8190929B2 (en) Computer system
CN104204988B (en) The processor sleep state of activity display
CN103150191A (en) Terminal equipment
CN111406254A (en) Configurable data refresh from volatile memory to non-volatile memory
US20120091823A1 (en) Mobile storage device and method for managing power consumption of the mobile storage device
CN108804150B (en) Terminal standby process processing method and terminal
CN106227292B (en) Clock control device, clock control method and touch display device
US6784647B2 (en) Method and apparatus for operating a voltage regulator based on operation of a timer
CN102594575A (en) System and method of controlling sleep and awakening of server
US7321980B2 (en) Software power control of circuit modules in a shared and distributed DMA system
CN106814840A (en) Low power state for processor keeps pattern

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant