CN106155966B - Electronic device, electric connector and information processing method - Google Patents
Electronic device, electric connector and information processing method Download PDFInfo
- Publication number
- CN106155966B CN106155966B CN201510172515.4A CN201510172515A CN106155966B CN 106155966 B CN106155966 B CN 106155966B CN 201510172515 A CN201510172515 A CN 201510172515A CN 106155966 B CN106155966 B CN 106155966B
- Authority
- CN
- China
- Prior art keywords
- connector
- pin
- sub
- state
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The embodiment of the invention discloses electronic equipment, which comprises a first connector and a processor, wherein the first connector is used for connecting a first connector and a second connector; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector at least comprises a first pin and a second pin; the second sub-connector includes at least a first pin; when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state; when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the second connector works in a second state; the first state is different from the second state; meanwhile, the electric connector and the information processing method are also disclosed, and the forward and reverse insertion of the connector can be realized under the condition of not increasing the cost.
Description
Technical Field
The present invention relates to information processing technology, and in particular, to an electronic device, an electrical connector, and an information processing method.
Background
A socket Connector is configured on electronic equipment such as an industrial control computer, a personal computer and the like; when the male connector is inserted into the female connector, the power supply can normally supply power to the electronic equipment. At present, in order to realize the forward insertion connection and the backward insertion connection of the female socket and the male socket, a corresponding number of pin pins are usually added on the basis of original pins (pin pins) of a connector which only supports forward insertion or backward insertion, so that the width or the length of the female socket and the male socket is increased virtually, and the production cost is increased accordingly. Therefore, the problem to be solved is how to realize the positive and negative insertion of the connector without increasing the cost.
Disclosure of Invention
In order to solve the existing technical problems, embodiments of the present invention provide an electronic device, an electrical connector, and an information processing method, which can realize the forward and backward insertion of the connector without increasing the cost.
The technical scheme of the embodiment of the invention is realized as follows:
the embodiment of the invention provides electronic equipment, which comprises a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector at least comprises a first pin and a second pin; the second sub-connector comprises at least a first pin; the first connector can assume a first state or a second state through connection of respective pins between the first sub-connector and the second sub-connector; wherein the content of the first and second substances,
when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state;
when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the second connector works in a second state;
the first state is different from the second state.
In the above scheme, the first pin and the second pin of the first sub-connector at least include a first sub-region;
detecting, by the processor, a first connection region of a first pin of the second sub-connector and a first pin of the first sub-connector on the first sub-connector;
when the first connection area is located in the first sub-area, determining that the first connector works in a first state;
detecting, by the processor, a second connection region of a first pin of the second sub-connector and a second pin of the first sub-connector on the first sub-connector;
and when the second connection area is positioned in the first sub-area, determining that the first connector works in a second state.
In the above solution, the first sub-connector includes at least one third pin; the second sub-connector comprises at least one fourth pin;
when the first connector works in a first state, the at least one third pin and the at least one fourth pin are connected through a preset first connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted;
when the first connector works in a second state, the at least one third pin and the at least one fourth pin are connected through a preset second connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted.
In the above scheme, the first pin and the second pin of the first sub-connector at least include a second sub-region;
when the first connector works in a first state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of the first pin of the first sub-connector;
when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the first state;
when the first connector works in a second state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of a second pin of the first sub-connector;
and when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the second state.
The embodiment of the invention also provides the electronic equipment, which comprises a first connector and a processor; the first connector at least comprises a first pin, a second pin and at least one third pin; the first connector can work in a first state and a second state;
when the processor identifies that the first pin is in a first preset state, controlling the first connector to be in a first state;
and when the processor identifies that the second pin is in a second preset state, controlling the first connector to be in a second state.
In the above solution, the first connector can be connected with the second connector; the second connector comprises at least a first pin;
when the first pin of the first connector is identified to be connected with the first pin of the second connector, determining that the first pin of the first connector is in the first preset state;
and when the second pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the second preset state.
In the above scheme, the at least one third pin is turned on in the first state or the second state of the first connector.
The embodiment of the invention also provides an electric connector, which at least comprises a first pin and at least one second pin; the electric connector can be connected with an electronic device;
when a first pin of an electric connector is connected to a first preset position of the electronic equipment, the electric connector is in a first state;
when the first pin of the electric connector is connected to a second preset position of the electronic device, the electric connector is in a second state.
In the above scheme, the at least one second pin is turned on when the electrical connector is in the first state or the second state.
The embodiment of the invention also provides an information processing method, which is applied to second electronic equipment, wherein the second electronic equipment comprises a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector at least comprises a first pin and a second pin; the second sub-connector comprises at least a first pin; the first connector can assume a first state or a second state through connection of respective pins between the first sub-connector and the second sub-connector; the method further comprises the following steps:
when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state;
when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the second connector works in a second state;
the first state is different from the second state.
In the above scheme, the first pin and the second pin of the first sub-connector at least include a first sub-region;
detecting, by the processor, a first connection region of a first pin of the second sub-connector and a first pin of the first sub-connector on the first sub-connector;
when the first connection area is located in the first sub-area, determining that the first connector works in a first state;
detecting, by the processor, a second connection region of a first pin of the second sub-connector and a second pin of the first sub-connector on the first sub-connector;
and when the second connection area is positioned in the first sub-area, determining that the first connector works in a second state.
In the above solution, the first sub-connector includes at least one third pin; the second sub-connector comprises at least one fourth pin;
when the first connector works in a first state, the at least one third pin and the at least one fourth pin are connected through a preset first connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted;
when the first connector works in a second state, the at least one third pin and the at least one fourth pin are connected through a preset second connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted.
In the above scheme, the first pin and the second pin of the first sub-connector at least include a second sub-region;
when the first connector works in a first state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of the first pin of the first sub-connector;
when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the first state;
when the first connector works in a second state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of a second pin of the first sub-connector;
and when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the second state.
The embodiment of the invention also provides an information processing method, which is applied to first electronic equipment, wherein the first electronic equipment comprises a first connector and a processor; the first connector at least comprises a first pin, a second pin and at least one third pin; the first connector can work in a first state and a second state; the method further comprises the following steps:
when the processor identifies that the first pin is in a first preset state, controlling the first connector to be in a first state;
and when the processor identifies that the second pin is in a second preset state, controlling the first connector to be in a second state.
In the above solution, the first connector can be connected with the second connector; the second connector comprises at least a first pin;
when the first pin of the first connector is identified to be connected with the first pin of the second connector, determining that the first pin of the first connector is in the first preset state;
and when the second pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the second preset state.
In the above scheme, the at least one third pin is turned on in the first state or the second state of the first connector.
The embodiment of the invention also provides an information processing method, which is applied to an electric connector, wherein the electric connector at least comprises a first pin and at least one second pin; the electric connector can be connected with an electronic device; the method comprises the following steps:
when a first pin of an electric connector is connected to a first preset position of the electronic equipment, the electric connector is in a first state;
when the first pin of the electric connector is connected to a second preset position of the electronic device, the electric connector is in a second state.
In the above scheme, the at least one second pin is turned on when the electrical connector is in the first state or the second state.
The electronic equipment, the electric connector and the information processing method provided by the embodiment of the invention comprise a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector at least comprises a first pin and a second pin; the second sub-connector comprises at least a first pin; the first connector can assume a first state or a second state through connection of respective pins between the first sub-connector and the second sub-connector; when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state; when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the second connector works in a second state; the first state is different from the second state. By utilizing the embodiment of the invention, the positive and negative insertion of the connector can be realized under the condition of not increasing the cost.
Drawings
Fig. 1 is a schematic structural diagram of a female socket according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a male seat structure according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of a first pin and a second pin in a female socket according to an embodiment of the present invention;
FIG. 4 is a schematic flow chart illustrating an implementation of a first embodiment of an information processing method according to the present invention;
FIG. 5 is a flowchart illustrating an implementation of a second embodiment of an information processing method according to the present invention;
fig. 6 is a schematic flow chart illustrating an implementation of the third embodiment of the information processing method according to the present invention.
Detailed Description
The preferred embodiments of the present invention will be described in detail below with reference to the accompanying drawings, and it should be understood that the preferred embodiments described below are only for the purpose of illustrating and explaining the present invention, and are not to be construed as limiting the present invention.
Apparatus embodiment one
Embodiments of a first electronic device provided by the present invention include, but are not limited to: various types of computers such as industrial control computers and personal computers, all-in-one computers, tablet computers, mobile phones, electronic readers and the like comprise electronic equipment with a mother seat. The first electronic device of the embodiment of the invention is preferably an industrial control computer or a personal computer.
The first electronic device comprises a first connector and a processor; the first connector may be a female connector; the processor can be integrated in chips of a central processing unit CPU, a digital processing unit DSP, a microprocessor MPU and the like of the electronic device.
Fig. 1 is a schematic structural diagram of a female socket according to an embodiment of the present invention; as shown in fig. 1, the first connector, i.e., the female socket, includes a first pin11, a second pin 12, and at least one third pin, e.g., pins 13 to 110. In this embodiment, the number of the third pins, such as pin 13 to pin110, is 8, and in addition, the number of the third pins may be flexibly configured according to the actual use situation, and the number is not specifically limited herein.
The first connector can work in a first state and a second state; the first state is a forward insertion state, and the second state is a reverse insertion state. When the processor identifies that the first pin is in a first preset state, controlling the first connector to be in a first state; and when the processor identifies that the second pin is in a second preset state, controlling the first connector to be in a second state.
The first connector is connectable with a second connector; the second connector may be an electrical connector including a male socket, the male socket including at least a first pin 21 (shown in fig. 2); when the processor identifies that the first pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the first preset state; and when the processor identifies that the second pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the second preset state.
Specifically, when the processor recognizes that the first pin11 of the female socket is in an electrical connection state with the pin 21 of the male socket shown in fig. 2, it recognizes that the male socket is being inserted into the female socket, that is, the connector is in a positive insertion state; when the processor recognizes that the second pin 12 of the female socket is in an electrical connection state with the pin 21 of the male socket shown in fig. 2, it recognizes that the male socket is reversely plugged into the female socket, i.e. the connector is in a reverse plugging state. That is, the processor can determine whether the connector is in the forward insertion state or the backward insertion state by recognizing which pin of the female sockets pin11 and pin 12 is connected to the first pin of the male socket.
When the first connector is in a forward insertion state or a backward insertion state, the processor controls the at least one third pin, such as pins 13 to 110, to be conducted, so that the first electronic device can obtain electric quantity through the electric connection between the female socket and the male socket.
Therefore, in the embodiment of the invention, the electronic equipment is additionally provided with the processor, and the processor can determine whether the connector is in the forward insertion state or the reverse insertion state by identifying the connection between the corresponding pin in the female socket and the first pin of the male socket; the connector can be inserted in a forward and reverse direction without increasing the width of the female socket and the production cost.
Apparatus embodiment II
The electric connector provided by the embodiment of the invention can be connected with first electronic equipment, particularly the first electronic equipment comprising a female seat; the electrical connector may be a male connector.
FIG. 2 is a schematic diagram of a male seat structure according to an embodiment of the present invention; as shown in fig. 2, the electrical connector at least includes a first pin 21 and at least one second pin, such as pins 22 to 29; in this embodiment, the number of the second pins, such as pin 22 to pin 29, is 8, and the number of the second pins may be flexibly configured according to the actual use situation, and the number is not specifically limited herein.
When a first pin 21 of the electrical connector is connected to a first predetermined position of the first electronic device, the electrical connector is in a first state; when the first pin 21 of the electrical connector is connected to a second predetermined position of the first electronic device, the electrical connector is in a second state. The first state is a forward insertion state, and the second state is a reverse insertion state.
Specifically, when the first pin 21 of the male socket is connected to a first predetermined position of the first electronic device, specifically, the first pin11 of the female socket in the first electronic device, the electrical connector is in a forward-insertion state; when the first pin 21 of the male socket is connected to a second predetermined position of the first electronic device, specifically to the second pin 12 of the female socket in the first electronic device, the electrical connector is in a reverse-insertion state. At least one second pin of the electric connector is conducted when the electric connector is in a forward insertion state or a reverse insertion state.
Therefore, in the embodiment of the present invention, when the first pin 21 of the male socket is connected to the first pin11 of the female socket, the male socket is in the positive insertion state; when the first pin 21 of the male socket is connected to the second pin 12 of the female socket, the male socket is in a reverse insertion state; the connector can be inserted in a forward and reverse direction without increasing the width of the male socket and the production cost.
Device embodiment three
The second electronic device provided by the embodiment of the invention comprises a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector may be a female socket; the second sub-connector may be a male socket.
Fig. 1 shows a schematic structural diagram of a first sub-connector and fig. 2 shows a schematic structural diagram of a second sub-connector according to the present embodiment. The first sub-connector at least comprises a first pin11 and a second pin 12; the second sub-connector comprises at least a first pin 21; the first connector can assume a first state or a second state through connection of respective pins between the first sub-connector and the second sub-connector; wherein the content of the first and second substances,
when the processor recognizes that the first pin11 of the first sub-connector is connected with the first pin 21 of the second sub-connector, determining that the first connector works in a first state; when the processor recognizes that the second pin 12 of the first sub-connector is connected with the first pin 21 of the second sub-connector, determining that the second connector works in a second state; the first state is different from the second state; the first state may be a forward insertion state, and the second state may be a reverse insertion state.
Specifically, when the male socket is inserted into the female socket, the processor recognizes that the first pin 21 of the male socket is connected with the first pin11 of the female socket, that is, when the pin 21 of the male socket is inserted into the pin11 of the female socket, it is determined that the male socket is being inserted into the female socket; the processor recognizes that the first pin 21 of the male socket is connected with the second pin 12 of the female socket, that is, when the pin 21 of the male socket is inserted into the pin 12 of the female socket, it is determined that the male socket is reversely inserted into the female socket. That is to say, this treater accessible discernment in female seat pin11 and pin 12 which pin is connected with the first pin 21 of public seat promptly pin 21 of public seat inserts in the pin11 or pin 12 of female seat and determines that first connector is in just inserting the state or inserts the state backward, need not to increase the width of female seat, public seat itself, also need not to increase manufacturing cost, can realize the positive and negative of connector and insert.
In a preferred embodiment of the present invention, as shown in fig. 3, each of the first pin11 and the second pin 12 of the female socket includes at least a first sub-region A1; detecting, by the processor, a first connection area of the first pin 21 of the second sub-connector and the first pin11 of the first sub-connector on the first sub-connector; when the first connection area is located in a first sub-area, determining that the first connector works in a first state; detecting, by the processor, a second connection area of the first pin 21 of the second sub-connector and the second pin 12 of the first sub-connector on the first sub-connector; and when the second connection area is positioned in the first sub-area, determining that the first connector works in a second state.
In the above scheme, the processor detects a first insertion position on the female socket when the pin 21 of the male socket is inserted into the female socket pin11, and determines that the male socket is being inserted into the female socket when the first insertion position is in the first sub-region A1; the processor detects a second insertion position on the female socket when the pin 21 of the male socket is inserted into the female socket pin 12, and determines that the male socket is reversely inserted into the female socket when the second insertion position is in the first sub-area A1.
In a preferred embodiment of the present invention, the first sub-connector comprises at least one third pin, such as pins 13 to 110 in fig. 1; said second sub-connector comprises at least one fourth pin, such as pins 22 to 29 in fig. 2.
When the first connector works in a first state, the at least one third pin and the at least one fourth pin are connected through a preset first connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted; when the first connector works in a second state, the at least one third pin and the at least one fourth pin are connected through a preset second connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted.
Wherein, when public seat is just inserting in female seat, public seat is connected through first connection rule with female seat: when pin 21 is inserted into pin11, pin 22 is inserted into pin 13, pin 23 is inserted into pin 14, pin 24 is inserted into pin 15, pin 25 is inserted into pin 16, pin 26 is inserted into pin 17, pin 27 is inserted into pin 18, pin 28 is inserted into pin 19, and pin 29 is inserted into pin110, the processor controls conduction of pins 13 to 110 and pins 22 to 29 so that the connector has electromagnetic compatibility EMC capability. When the public seat is anti-inserted in female seat, public seat is connected through the second connection rule with female seat: pin 21 is inserted in pin 12, pin 22 is inserted in pin110, pin 23 is inserted in pin 19, pin 24 is inserted in pin 18, pin 25 is inserted in pin 17, pin 26 is inserted in pin 16, pin 27 is inserted in pin 15, pin 28 is inserted in pin 14, and pin 29 is inserted in pin 13, and when the male socket and the female socket are connected according to the second connection rule, the processor controls conduction of pins 13 to 110 and pins 22 to 29, so that the connector has EMC capability.
Further, as shown in fig. 3, the first pin11 and the second pin 12 of the female socket each include at least a second sub-region A2; when the first connector works in a first state, detecting whether a first pin 21 of the second sub-connector is connected with a second sub-area of a first pin11 of the first sub-connector; when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the first state; when the first connector works in a second state, detecting whether a first pin 21 of the second sub-connector is connected with a second sub-area of a second pin 12 of the first sub-connector; and when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the second state. In fig. 3, the first sub-region A1 is a port portion of the pins 11 and 12, and the second sub-region A2 is a bottom portion of the pins 11 and 12.
In the scheme, when the male socket is just inserted into the female socket, whether the pin 21 of the male socket is inserted into the second sub-area A2 in the female socket pin11 or not is detected, when the pin 21 of the male socket is inserted into the second sub-area A2 of the female socket pin11, the male socket is determined to be in full contact with the female socket, and the processor controls the conduction of the pins 13 to 110 and the pins 22 to 29; when the male socket is reversely inserted into the female socket, whether the pin 21 of the male socket is inserted into the second sub-area A2 of the female socket pin 12 or not is detected, when the pin 21 of the male socket is inserted into the second sub-area A2 of the female socket pin 12, the male socket is determined to be in complete contact with the female socket, and the processors control the conduction of the pins 13-110 and the pins 22-29, so that the connector has good EMC (electro magnetic compatibility) capability.
Therefore, in the embodiment, the processor can identify whether the pin 21 of the male socket is inserted into the pin11 or the pin 12 of the female socket to determine whether the connector is in the forward or backward insertion state, so that the width of the female socket and the width of the male socket are not required to be increased, the production cost is not required to be increased, and the forward and backward insertion of the connector can be realized. On the other hand, pin11 and pin 12 of the female socket include a first sub-area A1 and a second sub-area A2, and when pin 21 of the male socket is inserted into the second sub-area A2, the processor controls conduction of other pins such as pins 13 to pin110 and pins 22 to pin 29, so that the connector has good EMC capability. If the pins 11 and 12 of the female socket and the pins 21 of the male socket are called control pins, other pins except the control pins are not required to be symmetrical when forward and backward insertion is realized, the limitation on the symmetrical definition of the pins is reduced, the definition of the pins is more free, and the expansibility of the connector is increased.
Method embodiment one
The first embodiment of the information processing method provided by the invention is applied to first electronic equipment, and the first electronic equipment comprises but is not limited to: various types of computers such as industrial control computers and personal computers, all-in-one computers, tablet computers, mobile phones, electronic readers and the like comprise electronic equipment with a mother seat. The preferred object of the first electronic device in this embodiment is an industrial control computer or a personal computer.
The first electronic device comprises a first connector and a processor; the first connector may be a female connector; the processor can be integrated in chips of a central processing unit CPU, a digital processing unit DSP, a microprocessor MPU and the like of the electronic device.
The structure of the female socket provided in this embodiment is schematically shown in fig. 1, and the female socket includes a first pin11, a second pin 12, and at least one third pin, such as pins 13 to 110. In this embodiment, the number of the third pins, such as pin 13 to pin110, is 8, and in addition, the number of the third pins may be flexibly configured according to the actual use situation, and the number is not specifically limited herein. The first connector can work in a first state and a second state; the first state is a forward insertion state, and the second state is a reverse insertion state.
FIG. 4 is a schematic flow chart illustrating an implementation of a first embodiment of an information processing method according to the present invention; as shown in fig. 4, the method includes:
step 401: when the processor identifies that the first pin is in a first preset state, controlling the first connector to be in a first state;
step 402: and when the processor identifies that the second pin is in a second preset state, controlling the first connector to be in a second state.
The first connector is connectable with a second connector; the second connector may be an electrical connector including a male socket, the male socket including at least a first pin 21 (shown in fig. 2); when the processor identifies that the first pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the first preset state; and when the processor identifies that the second pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the second preset state.
Specifically, when the processor recognizes that the first pin11 of the female socket is in an electrical connection state with the pin 21 of the male socket shown in fig. 2, it recognizes that the male socket is being inserted into the female socket, that is, the connector is in a positive insertion state; when the processor recognizes that the second pin 12 of the female socket is in an electrical connection state with the pin 21 of the male socket shown in fig. 2, it recognizes that the male socket is reversely plugged into the female socket, i.e. the connector is in a reverse plugging state. That is, the processor can determine whether the connector is in the forward insertion state or the backward insertion state by recognizing which pin of the female sockets pin11 and pin 12 is connected to the first pin of the male socket.
When the first connector is in a forward insertion state or a backward insertion state, the processor controls the at least one third pin, such as pins 13 to 110, to be conducted, so that the first electronic device can obtain electric quantity through the electric connection between the female socket and the male socket.
Therefore, in the embodiment of the invention, the electronic equipment is additionally provided with the processor, and the processor can determine whether the connector is in the forward insertion state or the reverse insertion state by identifying the connection between the corresponding pin in the female socket and the first pin of the male socket; the connector can be inserted in a forward and reverse direction without increasing the width of the female socket and the production cost.
Method embodiment two
The second embodiment of the information processing method provided by the invention is applied to an electric connector, and the electric connector can be connected with first electronic equipment, particularly first electronic equipment comprising a female seat; the electrical connector may be a male connector.
The male socket structure provided by the embodiment of the invention is shown in fig. 2, and the electric connector at least comprises a first pin 21 and at least one second pin, such as pins 22-29; in this embodiment, the number of the second pins, such as pin 22 to pin 29, is 8, and the number of the second pins may be flexibly configured according to the actual use situation, and the number is not specifically limited herein.
FIG. 5 is a flowchart illustrating an implementation of a second embodiment of an information processing method according to the present invention; as shown in fig. 5, the method includes:
step 501: when a first pin of an electric connector is connected to a first preset position of the first electronic device, the electric connector is in a first state;
step 502: when the first pin of the electric connector is connected to the second preset position of the first electronic device, the electric connector is in the second state.
The first state is a forward insertion state, and the second state is a reverse insertion state.
Specifically, when the first pin 21 of the male socket is connected to a first predetermined position of the first electronic device, specifically, the first pin11 of the female socket in the first electronic device, the electrical connector is in a forward-insertion state; when the first pin 21 of the male socket is connected to a second predetermined position of the first electronic device, specifically to the second pin 12 of the female socket in the first electronic device, the electrical connector is in a reverse-insertion state. At least one second pin of the electric connector is conducted when the electric connector is in a forward insertion state or a reverse insertion state.
Therefore, in the embodiment of the present invention, when the first pin 21 of the male socket is connected to the first pin11 of the female socket, the male socket is in the positive insertion state; when the first pin 21 of the male socket is connected to the second pin 12 of the female socket, the male socket is in a reverse insertion state; the connector can be inserted in a forward and reverse direction without increasing the width of the male socket and the production cost.
Method embodiment three
The third embodiment of the information processing method provided by the invention is applied to a second electronic device, wherein the second electronic device comprises a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector may be a female socket; the second sub-connector may be a male socket.
Fig. 1 shows a schematic structural diagram of a first sub-connector and fig. 2 shows a schematic structural diagram of a second sub-connector according to the present embodiment. The first sub-connector at least comprises a first pin11 and a second pin 12; the second sub-connector comprises at least a first pin 21; the first connector is capable of assuming a first state or a second state by connection of respective pins between the first sub-connector and the second sub-connector.
FIG. 6 is a flowchart illustrating an implementation of a third embodiment of an information processing method according to the present invention; as shown in fig. 6, the method includes:
step 601: when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state;
step 602: when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the second connector works in a second state; the first state is different from the second state.
The first state may be a forward insertion state, and the second state may be a reverse insertion state.
Specifically, when the male socket is inserted into the female socket, the processor recognizes that the first pin 21 of the male socket is connected with the first pin11 of the female socket, that is, when the pin 21 of the male socket is inserted into the pin11 of the female socket, it is determined that the male socket is being inserted into the female socket; the processor recognizes that the first pin 21 of the male socket is connected with the second pin 12 of the female socket, that is, when the pin 21 of the male socket is inserted into the pin 12 of the female socket, it is determined that the male socket is reversely inserted into the female socket. That is to say, this treater accessible discernment in female seat pin11 and pin 12 which pin is connected with the first pin 21 of public seat promptly pin 21 of public seat inserts in the pin11 or pin 12 of female seat and determines that first connector is in just inserting the state or inserts the state backward, need not to increase the width of female seat, public seat itself, also need not to increase manufacturing cost, can realize the positive and negative of connector and insert.
In a preferred embodiment of the present invention, the method further comprises: as shown in fig. 3, each of the first pin11 and the second pin 12 of the female socket includes at least a first sub-region A1; detecting, by the processor, a first connection area of the first pin 21 of the second sub-connector and the first pin11 of the first sub-connector on the first sub-connector; when the first connection area is located in a first sub-area, determining that the first connector works in a first state; detecting, by the processor, a second connection area of the first pin 21 of the second sub-connector and the second pin 12 of the first sub-connector on the first sub-connector; and when the second connection area is positioned in the first sub-area, determining that the first connector works in a second state.
In the above scheme, the processor detects a first insertion position on the female socket when the pin 21 of the male socket is inserted into the female socket pin11, and determines that the male socket is being inserted into the female socket when the first insertion position is in the first sub-region A1; the processor detects a second insertion position on the female socket when the pin 21 of the male socket is inserted into the female socket pin 12, and determines that the male socket is reversely inserted into the female socket when the second insertion position is in the first sub-area A1.
In a preferred embodiment of the present invention, the first sub-connector comprises at least one third pin, such as pins 13 to 110 in fig. 1; the second sub-connector comprises at least one fourth pin, such as pins 22 to 29 in fig. 2; the method further comprises the following steps:
when the first connector works in a first state, the at least one third pin and the at least one fourth pin are connected through a preset first connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted; when the first connector works in a second state, the at least one third pin and the at least one fourth pin are connected through a preset second connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted.
Wherein, when public seat is just inserting in female seat, public seat is connected through first connection rule with female seat: when pin 21 is inserted into pin11, pin 22 is inserted into pin 13, pin 23 is inserted into pin 14, pin 24 is inserted into pin 15, pin 25 is inserted into pin 16, pin 26 is inserted into pin 17, pin 27 is inserted into pin 18, pin 28 is inserted into pin 19, and pin 29 is inserted into pin110, the processor controls conduction of pins 13 to 110 and pins 22 to 29 so that the connector has electromagnetic compatibility EMC capability. When the public seat is anti-inserted in female seat, public seat is connected through the second connection rule with female seat: pin 21 is inserted in pin 12, pin 22 is inserted in pin110, pin 23 is inserted in pin 19, pin 24 is inserted in pin 18, pin 25 is inserted in pin 17, pin 26 is inserted in pin 16, pin 27 is inserted in pin 15, pin 28 is inserted in pin 14, and pin 29 is inserted in pin 13, and when the male socket and the female socket are connected according to the second connection rule, the processor controls conduction of pins 13 to 110 and pins 22 to 29, so that the connector has EMC capability.
Further, as shown in fig. 3, the first pin11 and the second pin 12 of the female socket each include at least a second sub-region A2; when the first connector works in a first state, detecting whether a first pin 21 of the second sub-connector is connected with a second sub-area of a first pin11 of the first sub-connector; when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the first state; when the first connector works in a second state, detecting whether a first pin 21 of the second sub-connector is connected with a second sub-area of a second pin 12 of the first sub-connector; and when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the second state.
In the scheme, when the male socket is just inserted into the female socket, whether the pin 21 of the male socket is inserted into the second sub-area A2 in the female socket pin11 or not is detected, when the pin 21 of the male socket is inserted into the second sub-area A2 of the female socket pin11, the male socket is determined to be in full contact with the female socket, and the processor controls the conduction of the pins 13 to 110 and the pins 22 to 29; when the male socket is reversely inserted into the female socket, whether the pin 21 of the male socket is inserted into the second sub-area A2 of the female socket pin 12 or not is detected, when the pin 21 of the male socket is inserted into the second sub-area A2 of the female socket pin 12, the male socket is determined to be in complete contact with the female socket, and the processors control the conduction of the pins 13-110 and the pins 22-29, so that the connector has good EMC (electro magnetic compatibility) capability. In fig. 3, the first sub-region A1 is a port portion of the pins 11 and 12, and the second sub-region A2 is a bottom portion of the pins 11 and 12.
Therefore, in the embodiment, the processor can identify whether the pin 21 of the male socket is inserted into the pin11 or the pin 12 of the female socket to determine whether the connector is in the forward or backward insertion state, so that the width of the female socket and the width of the male socket are not required to be increased, the production cost is not required to be increased, and the forward and backward insertion of the connector can be realized. On the other hand, pin11 and pin 12 of the female socket include a first sub-area A1 and a second sub-area A2, and when pin 21 of the male socket is inserted into the second sub-area A2, the processor controls conduction of other pins such as pins 13 to pin110 and pins 22 to pin 29, so that the connector has good EMC capability. If the pins 11 and 12 of the female socket and the pins 21 of the male socket are called control pins, other pins except the control pins are not required to be symmetrical when forward and backward insertion is realized, the limitation on the symmetrical definition of the pins is reduced, the definition of the pins is more free, and the expansibility of the connector is increased.
In the several embodiments provided in the present application, it should be understood that the disclosed apparatus and method may be implemented in other ways. The above-described device embodiments are merely illustrative, for example, the division of the unit is only a logical functional division, and there may be other division ways in actual implementation, such as: multiple units or components may be combined, or may be integrated into another system, or some features may be omitted, or not implemented. In addition, the coupling, direct coupling or communication connection between the components shown or discussed may be through some interfaces, and the indirect coupling or communication connection between the devices or units may be electrical, mechanical or other forms.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, that is, may be located in one place, or may be distributed on a plurality of network units; some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, all the functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may be separately regarded as one unit, or two or more units may be integrated into one unit; the integrated unit can be realized in a form of hardware, or in a form of hardware plus a software functional unit.
Those of ordinary skill in the art will understand that: all or part of the steps for implementing the method embodiments may be implemented by hardware related to program instructions, and the program may be stored in a computer readable storage medium, and when executed, the program performs the steps including the method embodiments; and the aforementioned storage medium includes: various media that can store program codes, such as a removable Memory device, a Read-Only Memory (ROM), a magnetic disk, or an optical disk.
The above description is only for the specific embodiments of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention, and all the changes or substitutions should be covered within the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the appended claims.
Claims (16)
1. An electronic device comprising a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector at least comprises a first pin and a second pin; the second sub-connector comprises at least a first pin; the first connector can assume a first state or a second state through connection of respective pins between the first sub-connector and the second sub-connector; wherein the content of the first and second substances,
when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state;
when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a second state;
the first state is different from the second state;
the first pin and the second pin of the first sub-connector at least comprise a first sub-area and a second sub-area; detecting, by the processor, a first connection region of a first pin of the second sub-connector and a first pin of the first sub-connector on the first sub-connector; when the first connection area is located in the first sub-area, determining that the first connector works in a first state; detecting, by the processor, a second connection region of a first pin of the second sub-connector and a second pin of the first sub-connector on the first sub-connector; when the second connection area is located in the first sub-area, determining that the first connector works in a second state;
detecting whether a first pin of the second sub-connector is connected with a first pin of the first sub-connector or a second sub-area of a second pin; when the connection is detected, the processor controls at least one third pin of the first sub-connector to be conducted;
and at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector are connected by adopting different connection rules in the first state and the second state of the first connector.
2. The electronic device of claim 1, wherein the second sub-connector comprises at least one fourth pin;
when the first connector works in a first state, the at least one third pin and the at least one fourth pin are connected through a preset first connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted;
when the first connector works in a second state, the at least one third pin and the at least one fourth pin are connected through a preset second connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted.
3. The electronic device of claim 2,
when the first connector works in a first state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of the first pin of the first sub-connector;
when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the first state;
when the first connector works in a second state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of a second pin of the first sub-connector;
and when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the second state.
4. An electronic device comprising a first connector and a processor; the first connector at least comprises a first pin, a second pin and at least one third pin; the first connector can work in a first state and a second state;
when the processor identifies that the first pin is in a first preset state, controlling the first connector to be in a first state;
when the processor identifies that the second pin is in a second preset state, controlling the first connector to be in a second state;
the first pin and the second pin at least comprise a first sub-area; the first preset state is a connection state that a connection region of the first pin and the second connector is located in a first sub-region of the first pin; the second preset state is a connection state that the connection region of the second pin and the second connector is positioned in the first sub-region of the second pin;
detecting whether the second connector is connected with the first pin of the first connector or the first sub-area of the second pin, and controlling at least one third pin of the first connector to be conducted by the processor when the second connector is detected to be connected;
and at least one third pin of the first connector and at least one fourth pin of the second connector are connected by adopting different connection rules in the first state and the second state of the first connector.
5. The electronic device of claim 4, wherein the second connector comprises at least a first pin;
when the first pin of the first connector is identified to be connected with the first pin of the second connector, determining that the first pin of the first connector is in the first preset state;
and when the second pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the second preset state.
6. The electronic device of claim 4 or 5, wherein the at least one third pin is conductive in the first state or the second state of the first connector.
7. An electrical connector comprising at least a first pin and at least a second pin; the electric connector can be connected with an electronic device;
when a first pin of an electric connector is connected to a first preset position of the electronic equipment, the electric connector is in a first state;
when the first pin of the electric connector is connected to a second preset position of the electronic equipment, the electric connector is in a second state;
the first preset position is a first sub-area of a first pin and a first pin of a first connector of the electronic equipment; the second predetermined position is a first sub-region of the first pin and a second pin of a first connector of the electronic device;
under the condition that the first pin of the electric connector is connected with the first sub-area of the first pin or the second pin of the first connector, at least one second pin of the electric connector is conducted;
and at least one third pin of the first connector and at least one second pin of the electric connector are connected by adopting different connection rules in the first state and the second state of the electric connector.
8. The electrical connector of claim 7, wherein the at least one second pin is conductive when the electrical connector is in the first state or the second state.
9. An information processing method is applied to a second electronic device, wherein the second electronic device comprises a first connector and a processor; the first connector comprises a first sub-connector and a second sub-connector; the first sub-connector at least comprises a first pin and a second pin; the second sub-connector comprises at least a first pin; the first connector can assume a first state or a second state through connection of respective pins between the first sub-connector and the second sub-connector; the method further comprises the following steps:
when the processor identifies that the first pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a first state;
when the processor identifies that the second pin of the first sub-connector is connected with the first pin of the second sub-connector, determining that the first connector works in a second state; the first state is different from the second state;
the method further comprises the following steps:
the first pin and the second pin of the first sub-connector at least comprise a first sub-area and a second sub-area;
detecting, by the processor, a first connection region of a first pin of the second sub-connector and a first pin of the first sub-connector on the first sub-connector; when the first connection area is located in the first sub-area, determining that the first connector works in a first state; detecting, by the processor, a second connection region of a first pin of the second sub-connector and a second pin of the first sub-connector on the first sub-connector; when the second connection area is located in the first sub-area, determining that the first connector works in a second state;
detecting whether a first pin of the second sub-connector is connected with a first pin of the first sub-connector or a second sub-area of a second pin; when the connection is detected, the processor controls at least one third pin of the first sub-connector to be conducted;
and at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector are connected by adopting different connection rules in the first state and the second state of the first connector.
10. The method of claim 9, wherein the second sub-connector comprises at least one fourth pin;
when the first connector works in a first state, the at least one third pin and the at least one fourth pin are connected through a preset first connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted;
when the first connector works in a second state, the at least one third pin and the at least one fourth pin are connected through a preset second connection rule, and the processor controls the at least one third pin and the at least one fourth pin to be conducted.
11. The method of claim 10,
when the first connector works in a first state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of the first pin of the first sub-connector;
when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the first state;
when the first connector works in a second state, detecting whether a first pin of the second sub-connector is connected with a second sub-area of a second pin of the first sub-connector;
and when the connection is detected, the processor controls at least one third pin of the first sub-connector and at least one fourth pin of the second sub-connector to be conducted under the second state.
12. An information processing method is applied to first electronic equipment, wherein the first electronic equipment comprises a first connector and a processor; the first connector at least comprises a first pin, a second pin and at least one third pin; the first connector can work in a first state and a second state; the method further comprises the following steps:
when the processor identifies that the first pin is in a first preset state, controlling the first connector to be in a first state;
when the processor identifies that the second pin is in a second preset state, controlling the first connector to be in a second state;
the first pin and the second pin at least comprise a first sub-area; the first preset state is a connection state that a connection region of the first pin and the second connector is located in a first sub-region of the first pin; the second preset state is a connection state that the connection region of the second pin and the second connector is positioned in the first sub-region of the second pin;
detecting whether the second connector is connected with the first pin of the first connector or the first sub-area of the second pin, and controlling at least one third pin of the first connector to be conducted by the processor when the second connector is detected to be connected;
and at least one third pin of the first connector and at least one fourth pin of the second connector are connected by adopting different connection rules in the first state and the second state of the first connector.
13. The method of claim 12, wherein the first connector is connectable with a second connector; the second connector comprises at least a first pin;
when the first pin of the first connector is identified to be connected with the first pin of the second connector, determining that the first pin of the first connector is in the first preset state;
and when the second pin of the first connector is connected with the first pin of the second connector, determining that the first pin of the first connector is in the second preset state.
14. The method according to claim 12 or 13, characterized in that the at least one third pin is conductive in the first state or the second state of the first connector.
15. An information processing method is applied to an electric connector, wherein the electric connector at least comprises a first pin and at least one second pin; the electric connector can be connected with an electronic device; the method comprises the following steps:
when a first pin of an electric connector is connected to a first preset position of the electronic equipment, the electric connector is in a first state;
when the first pin of the electric connector is connected to a second preset position of the electronic equipment, the electric connector is in a second state;
the first preset position is a first sub-area of a first pin and a first pin of a first connector of the electronic equipment; the second predetermined position is a first sub-region of the first pin and a second pin of a first connector of the electronic device;
under the condition that the first pin of the electric connector is connected with the first sub-area of the first pin or the second pin of the first connector, at least one second pin of the electric connector is conducted;
and at least one third pin of the first connector and at least one second pin of the electric connector are connected by adopting different connection rules in the first state and the second state of the electric connector.
16. The method of claim 15, wherein the at least one second pin is conductive when the electrical connector is in the first state or the second state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510172515.4A CN106155966B (en) | 2015-04-13 | 2015-04-13 | Electronic device, electric connector and information processing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510172515.4A CN106155966B (en) | 2015-04-13 | 2015-04-13 | Electronic device, electric connector and information processing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106155966A CN106155966A (en) | 2016-11-23 |
| CN106155966B true CN106155966B (en) | 2022-03-25 |
Family
ID=57336884
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510172515.4A Active CN106155966B (en) | 2015-04-13 | 2015-04-13 | Electronic device, electric connector and information processing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106155966B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201004507Y (en) * | 2007-03-06 | 2008-01-09 | 凡甲科技股份有限公司 | Electric connector |
| CN204088782U (en) * | 2014-09-17 | 2015-01-07 | 芯讯通无线科技（上海）有限公司 | Attachment unit interface and connector apparatus |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101015096A (en) * | 2004-08-02 | 2007-08-08 | M-系统快闪盘开拓者公司 | Reversible universal serial bus (usb) device and connector |
-
2015
- 2015-04-13 CN CN201510172515.4A patent/CN106155966B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201004507Y (en) * | 2007-03-06 | 2008-01-09 | 凡甲科技股份有限公司 | Electric connector |
| CN204088782U (en) * | 2014-09-17 | 2015-01-07 | 芯讯通无线科技（上海）有限公司 | Attachment unit interface and connector apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106155966A (en) | 2016-11-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7029356B2 (en) | How to handle impedance abnormalities in power adapters, terminals and charging circuits | |
| RU2682911C2 (en) | Reversible connector for accessory devices | |
| US7921233B2 (en) | Signal converter for an all-in-one USB connector that includes USB 2.0, USB 3.0 and eSATA | |
| US8928189B2 (en) | Power connector between serial interfaces | |
| US9141141B2 (en) | Portable device and peripheral extension dock | |
| CN105980956B (en) | Cable error signal | |
| CN106407146B (en) | A kind of method and device of interface equipment, secure accessing | |
| EP2843768B1 (en) | Sim card connector and mobile terminal | |
| CN108920397B (en) | Device identification method and device, storage medium and electronic device | |
| JP2015103256A (en) | System and method for detecting universal serial bus device | |
| KR20170138789A (en) | Connector and electronic device including the same | |
| US9966755B2 (en) | Preventing water damage in portable devices | |
| US9331492B2 (en) | Detection control device and method thereof | |
| TWI554889B (en) | Electric system | |
| CN108681514A (en) | Equipment detection method, device, storage medium and electronic equipment | |
| US20130155559A1 (en) | Data cable and electronic device using same | |
| KR20180037774A (en) | Electrnic device for overvoltage prevention | |
| CN109346883A (en) | A kind of system for realizing the positive anti-plug of Type-C interface | |
| CN106155966B (en) | Electronic device, electric connector and information processing method | |
| CN103389954A (en) | Transmission line, electronic device thereof and operation mode switching method | |
| US9189931B2 (en) | Circuitry with warning function | |
| CN211979174U (en) | Cable insertion detection circuit | |
| US9575767B2 (en) | Electronic system, central processing unit expansion apparatus, portable electronic apparatus and processing method | |
| US20210311901A1 (en) | Data and power supply ports in guiderails | |
| CN107247677A (en) | A kind of conversion equipment and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |