CN106128242A - Control chamber for electrical network simulation - Google Patents

Control chamber for electrical network simulation Download PDF

Info

Publication number
CN106128242A
CN106128242A CN201610656472.1A CN201610656472A CN106128242A CN 106128242 A CN106128242 A CN 106128242A CN 201610656472 A CN201610656472 A CN 201610656472A CN 106128242 A CN106128242 A CN 106128242A
Authority
CN
China
Prior art keywords
serial
circuit
parallel
data
control chamber
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610656472.1A
Other languages
Chinese (zh)
Inventor
吴宇红
徐淦荣
纪涛
吴悦倩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
Huzhou Power Supply Co of State Grid Zhejiang Electric Power Co Ltd
Deqing Power Supply Co of State Grid Zhejiang Electric Power Co Ltd
Original Assignee
State Grid Corp of China SGCC
Huzhou Power Supply Co of State Grid Zhejiang Electric Power Co Ltd
Deqing Power Supply Co of State Grid Zhejiang Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Huzhou Power Supply Co of State Grid Zhejiang Electric Power Co Ltd, Deqing Power Supply Co of State Grid Zhejiang Electric Power Co Ltd filed Critical State Grid Corp of China SGCC
Priority to CN201610656472.1A priority Critical patent/CN106128242A/en
Publication of CN106128242A publication Critical patent/CN106128242A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09BEDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
    • G09B23/00Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes
    • G09B23/06Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics
    • G09B23/18Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism
    • G09B23/188Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism for motors; for generators; for power supplies; for power distribution

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Power Engineering (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Business, Economics & Management (AREA)
  • Educational Administration (AREA)
  • Educational Technology (AREA)
  • Theoretical Computer Science (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

The present invention proposes the control chamber for electrical network simulation, belongs to field of power.Including data translation processor, the input at data translation processor has first serial communicating circuit by wireline cable connection, and the outfan at data translation processor connects field programmable gate array;The outfan of programmable gate array circuit is connected by wire cable at the scene the second serial communicating circuit of predetermined number.By making data translation processor obtain, via first serial communicating circuit, the director data for producing preset failure that host computer sends, and director data is sent to FPGA circuitry, so that sending director data by multichannel second serial communicating circuit to many group slave computers, finally make slave computer generate the fault corresponding with director data, it is achieved in intelligent grid it may happen that the simulation of fault.

Description

Control chamber for electrical network simulation
Technical field
The invention belongs to field of power, particularly to the control chamber simulated for electrical network.
Background technology
Along with developing rapidly of national economy, in order to meet growing electrical energy demands, power system is also carrying out skill The update of art, builds intelligent grid in power system and has become as the trend of social progress.
During building intelligent grid, single, three-phase intelligent electric-energy meter has been widely used, and is confined at present The technical merit of electrician, above-mentioned maintenance single, three-phase intelligent electric-energy meter is substantially carried out by producer.
During realizing the present invention, inventor finds that correlation technique at least there is problems in that
Owing to the consumption of list, three-phase intelligent electric-energy meter is increasing, if all being carried out regular maintenance by producer, can be serious Impact is single, the utilization and extention of three-phase intelligent electric-energy meter.But current electric power maintenance personnel were not owing to participating in Intelligent electric The training on maintenance of energy table, therefore can not safeguard intelligent electric energy meter smoothly.
Summary of the invention
In order to solve problem of the prior art, present invention provide for the use that electric power maintenance personnel are carried out safeguards training In electrical network simulation control chamber, including:
Data translation processor, the input at described data translation processor has first serial by wireline cable connection Communicating circuit, the outfan at described data translation processor connects field programmable gate array;Can at described scene The outfan of programming gate-array circuit is connected by wire cable the second serial communicating circuit of predetermined number;Described for electricity The control chamber of net simulation is placed in waterproof case, is divided into upper shell and lower house, upper shell and lower house logical at waterproof case Cross articulated elements hinged, be provided with double-layer seal adhesive tape in the cross section that upper shell contacts with lower house, waterproof case surface is provided with Air-filled pore;
Be provided with in waterproof case for carrying control main frame and the pedestal of power supply, and be used for receiving signal transceiver, Relay-operated controller, the groove of relay matrix circuit.
Optionally, described wireline cable uses RS485 interface.
Optionally, in described first serial communicating circuit and described second serial communicating circuit, it is provided with RS485 conversion Chip.
Optionally, described data translation processor is provided with the first parallel port communication circuit, at described field programmable gate Being provided with the second parallel port communication circuit in array circuit, described first parallel port communication circuit makes with described second parallel port communication circuit Use parallel bus communication.
Optionally, described data translation processor is provided with the first serial/parallel data converting circuit, can compile at described scene Journey gate-array circuit is provided with the second serial/parallel data converting circuit.
Optionally, described first serial communicating circuit receives the director data that host computer sends, and is led to by described director data Cross described wireline cable transmission extremely described data translation processor,
Described director data is converted to also by described data translation processor by described first serial/parallel data converting circuit Row signal, and by described first parallel port communication circuit, the transmission of described parallel signal is electric to described field programmable gate array Road;
Described field programmable gate array receives described parallel signal, by institute by described second parallel port communication circuit State after parallel signal changed by described second serial/parallel data converting circuit, via the described second serial of predetermined number Communicating circuit sends to slave computer.
Optionally, described second serial communicating circuit receives the feedback information that slave computer sends, and is led to by described feedback information Cross the transmission of described wireline cable to described field programmable gate array;
Described field programmable gate array receives described feedback information, by institute by described second parallel port communication circuit State feedback information and be converted to parallel signal by described second serial/parallel data converting circuit, and by described second parallel port communication Circuit is by described parallel signal transmission extremely described data translation processor;
Described data translation processor receives described parallel port signal by described first parallel port communication circuit, by described the Described parallel port is converted to serial signal by one serial/parallel data converting circuit, via the transmission of described wireline cable to described first string Mouth communicating circuit, sends described serial signal to host computer eventually through described first serial communicating circuit.
The technical scheme that the present invention provides has the benefit that
By making data translation processor obtain the default for producing of host computer transmission via first serial communicating circuit The director data of fault, and director data is sent to FPGA circuitry, in order to by multichannel second serial communicating circuit to many Group slave computer sends director data, finally makes slave computer generate the fault corresponding with director data, it is achieved to can in intelligent grid The simulation of the fault that can be able to occur.
Accompanying drawing explanation
In order to be illustrated more clearly that technical scheme, the required accompanying drawing used in embodiment being described below It is briefly described, it should be apparent that, the accompanying drawing in describing below is only some embodiments of the present invention, general for this area From the point of view of logical technical staff, on the premise of not paying creative work, it is also possible to obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the structural representation of the control chamber for electrical network simulation that the present invention provides;
Fig. 2 is the partial structurtes schematic diagram of the control chamber for electrical network simulation that the present invention provides.
Detailed description of the invention
Structure and advantage for making the present invention are clearer, make the structure of the present invention further below in conjunction with accompanying drawing Describe.
Embodiment one
Present invention provide for electrical network simulation control chamber, described for electrical network simulation control chamber, including:
Data translation processor, the input at described data translation processor has first serial by wireline cable connection Communicating circuit, the outfan at described data translation processor connects field programmable gate array;Can at described scene The outfan of programming gate-array circuit is connected by wire cable the second serial communicating circuit of predetermined number;Described for electricity The control chamber of net simulation is placed in waterproof case, is divided into upper shell and lower house, upper shell and lower house logical at waterproof case Cross articulated elements hinged, be provided with double-layer seal adhesive tape in the cross section that upper shell contacts with lower house, waterproof case surface is provided with Air-filled pore;
Be provided with in waterproof case for carrying control main frame and the pedestal of power supply, and be used for receiving signal transceiver, Relay-operated controller, the groove of relay matrix circuit.
In force, first serial is had to lead to as it is shown in figure 1, the input of data translation processor is connected by wireline cable News circuit, the outfan at data translation processor then connects field programmable gate array (Field Programmable Gate Array, FPGA) circuit.This FPGA circuitry is also connected with many group second serial communicating circuits.
In specifically used, first serial communicating circuit receives the instruction for producing preset failure that host computer sends Data, are transmitted director data to data translation processor, data conversion treatment by wireline cable with the form of serial signal The director data of device serial signal is converted to the data of parallel signal, and by parallel bus transfers to FPGA circuitry, After FPGA circuitry receives the data of parallel signal, it is converted to once again serial signal, and is transmitted at most by wireline cable In group second serial communicating circuit, in order to the slave computer of numerous quantity, according to the director data received, generates and director data Corresponding fault, it is achieved in intelligent grid it may happen that the simulation of fault.
In order to improve this control chamber adaptation ability to mal-condition, it is simple to electric power maintenance personnel use under outdoor conditions This is used for the control chamber of electrical network simulation, specially for devising waterproof case, except at waterproof cover for the control chamber of electrical network simulation The cross section that the upper shell of body contacts with lower house is provided with double-layer seal adhesive tape and realizes, outside waterproof effect, being additionally provided with on waterproof case Air-filled pore, this air-filled pore is after sealing when upper shell and lower house, by extraneous high-pressure aerated equipment in waterproof case Inflation, improves the air pressure in waterproof case, so makes the liquid in the external world more be difficult to enter inside waterproof case, improves anti- The air-tightness of water hull body.
The director data received is passed through internal conversion, the final number realized from single serial ports to Multi-serial port by this control chamber According to forwarding, complete the transmission of director data.
Optionally, described wireline cable uses RS485 interface.
In force, the wireline cable in this control chamber all uses RS485 interface, simultaneously at first serial communicating circuit and Described second serial communicating circuit is provided with RS485 conversion chip.It is additionally provided with the transmission circuit using RS485 interface, this Sample is while realizing point-to-point communication, it is also possible to realizes network savvy, thus improves the range of this control chamber.
Optionally, described data translation processor is provided with the first parallel port communication circuit, at described field programmable gate Being provided with the second parallel port communication circuit in array circuit, described first parallel port communication circuit makes with described second parallel port communication circuit Use parallel bus communication.
In force, as in figure 2 it is shown, in order to parallel bus can be used between data translation processor and FPGA circuitry Carry out communication, data translation processor is provided with the first parallel port communication circuit, meanwhile, programmable gate array circuit at the scene Inside it is provided with the second parallel port communication circuit.
In order to obtain being applicable to the first parallel port communication circuit and the parallel data of the second parallel port communication circuit use, also In data translation processor, it is provided with the first serial/parallel data converting circuit, FPGA circuitry is provided with the second serial/parallel data Change-over circuit.
Based on the first parallel port communication circuit being arranged in data translation processor proposed above, the first serial/parallel data Change-over circuit, and be arranged in FPGA circuitry the second parallel port communication circuit, the second serial/parallel data converting circuit, this control The workflow of case is:
Director data is converted to parallel signal by the first serial/parallel data converting circuit by data translation processor, and leads to Cross the first parallel port communication circuit to transmit parallel signal to FPGA circuitry;
FPGA circuitry receives parallel signal by the second parallel port communication circuit, by parallel signal by the second serial/parallel data After change-over circuit is changed, send to slave computer via the second serial communicating circuit of predetermined number.
Said process be director data issue mode, in actual use, there is also feedback information and upload mode, specifically For:
FPGA circuitry receives feedback information by the second parallel port communication circuit, by feedback information by the second serial/parallel data Change-over circuit is converted to parallel signal, and is transmitted parallel signal to data translation processor by the second parallel port communication circuit;
Data translation processor receives parallel port signal by the first parallel port communication circuit, is changed by the first serial/parallel data Parallel port is converted to serial signal by circuit, transmits to first serial communicating circuit via wireline cable, eventually through first serial Serial signal is sent to host computer by communicating circuit.
The present invention proposes the control chamber for electrical network simulation, including data translation processor, at data translation processor Input by wireline cable connect have first serial communicating circuit, data translation processor outfan connect have scene Programmable gate array circuit;The outfan of programmable gate array circuit is connected by wire cable at the scene the of predetermined number Two serial communication circuits.By make data translation processor via first serial communicating circuit obtain host computer send for producing The director data of raw preset failure, and director data is sent to FPGA circuitry, in order to by multichannel second serial communication electricity Road direction many groups slave computer sends director data, finally makes slave computer generate the fault corresponding with director data, it is achieved to Intelligent electric In net it may happen that the simulation of fault.
It should be understood that the control chamber that above-described embodiment provides carries out the embodiment of director data transmission, it is only used as this Control chamber explanation in actual applications, it is also possible to according to actual needs above-mentioned control chamber is made in other application scenarios With, it implements process and is similar to above-described embodiment, repeats no more here.
The foregoing is only embodiments of the invention, not in order to limit the present invention, all in the spirit and principles in the present invention Within, any modification, equivalent substitution and improvement etc. made, should be included within the scope of the present invention.

Claims (7)

1. for the control chamber of electrical network simulation, it is characterised in that the described control chamber for electrical network simulation, including:
Data translation processor, the input at described data translation processor has first serial communication by wireline cable connection Circuit, the outfan at described data translation processor connects field programmable gate array;At described field-programmable The outfan of gate-array circuit is connected by wire cable the second serial communicating circuit of predetermined number;Described for electrical network mould The control chamber intended is placed in waterproof case, is divided into upper shell and lower house, upper shell and lower house by hinge at waterproof case Fitting is hinged, is provided with double-layer seal adhesive tape in the cross section that upper shell contacts with lower house, is provided with inflation on waterproof case surface Hole;
It is provided with in waterproof case for carrying control main frame and the pedestal of power supply, and is used for receiving signal transceiver, relay Device controller, the groove of relay matrix circuit.
Control chamber for electrical network simulation the most according to claim 1, it is characterised in that: described wireline cable uses RS485 interface.
Control chamber for electrical network simulation the most according to claim 1, it is characterised in that: at described first serial communication electricity Road and described second serial communicating circuit are provided with RS485 conversion chip.
Control chamber for electrical network simulation the most according to claim 1, it is characterised in that: in described data translation processor It is provided with the first parallel port communication circuit, in described field programmable gate array, is provided with the second parallel port communication circuit, institute State the first parallel port communication circuit and use parallel bus communication with described second parallel port communication circuit.
Control chamber for electrical network simulation the most according to claim 1, it is characterised in that: in described data translation processor It is provided with the first serial/parallel data converting circuit, described field programmable gate array is provided with the second serial/parallel data and turns Change circuit.
6. according to the control chamber for electrical network simulation described in any one of claim 1 to 5, it is characterised in that:
Described first serial communicating circuit receives the director data that host computer sends, by described director data by described wired line Cable transmission extremely described data translation processor,
Described director data is converted to believe parallel by described data translation processor by described first serial/parallel data converting circuit Number, and by described first parallel port communication circuit by described parallel signal transmission extremely described field programmable gate array;
Described field programmable gate array by described second parallel port communication circuit receive described parallel signal, by described also After row signal is changed by described second serial/parallel data converting circuit, via the described second serial communication of predetermined number Circuit sends to slave computer.
Control chamber for electrical network simulation the most according to claim 6, it is characterised in that:
Described second serial communicating circuit receives the feedback information that slave computer sends, by described feedback information by described wired line Cable transmission is to described field programmable gate array;
Described field programmable gate array receives described feedback information, by described time by described second parallel port communication circuit Feedback data are converted to parallel signal by described second serial/parallel data converting circuit, and by described second parallel port communication circuit By the transmission of described parallel signal to described data translation processor;
Described data translation processor receives described parallel port signal, by described first by described first parallel port communication circuit Described parallel port is converted to serial signal by serial/parallel data converting circuit, via the transmission of described wireline cable to described first serial Communicating circuit, sends described serial signal to host computer eventually through described first serial communicating circuit.
CN201610656472.1A 2016-08-11 2016-08-11 Control chamber for electrical network simulation Pending CN106128242A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610656472.1A CN106128242A (en) 2016-08-11 2016-08-11 Control chamber for electrical network simulation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610656472.1A CN106128242A (en) 2016-08-11 2016-08-11 Control chamber for electrical network simulation

Publications (1)

Publication Number Publication Date
CN106128242A true CN106128242A (en) 2016-11-16

Family

ID=57257658

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610656472.1A Pending CN106128242A (en) 2016-08-11 2016-08-11 Control chamber for electrical network simulation

Country Status (1)

Country Link
CN (1) CN106128242A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101615357A (en) * 2009-05-15 2009-12-30 郑州万特电气有限公司 Electricity meter-reading check charging training device
CN102932489A (en) * 2012-10-28 2013-02-13 中国电子科技集团公司第十研究所 Multi-channel ARINC429 bus interface
CN205249637U (en) * 2015-08-07 2016-05-18 中国电子科技集团公司第三十二研究所 Integration backpack mobile terminal protector
CN206021729U (en) * 2016-08-11 2017-03-15 国网浙江省电力公司湖州供电公司 Control cabinet for electrical network simulation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101615357A (en) * 2009-05-15 2009-12-30 郑州万特电气有限公司 Electricity meter-reading check charging training device
CN102932489A (en) * 2012-10-28 2013-02-13 中国电子科技集团公司第十研究所 Multi-channel ARINC429 bus interface
CN205249637U (en) * 2015-08-07 2016-05-18 中国电子科技集团公司第三十二研究所 Integration backpack mobile terminal protector
CN206021729U (en) * 2016-08-11 2017-03-15 国网浙江省电力公司湖州供电公司 Control cabinet for electrical network simulation

Similar Documents

Publication Publication Date Title
CN107704574A (en) Building energy management method and system
CN209201095U (en) A kind of accessing wirelessly access device
CN206021729U (en) Control cabinet for electrical network simulation
CN201629041U (en) Remote meter reading communication system
CN106128243A (en) Power failure simulator
CN203588061U (en) PLC-based automatic control system for waterworks
CN106128242A (en) Control chamber for electrical network simulation
CN205901734U (en) Bimodulus communication controller
CN202331769U (en) Automatic monitoring data communication system
CN204928811U (en) Mining wireless base station
CN206992452U (en) A kind of undersea long power switch device
CN103412510A (en) Method for transmitting data of generator excitation regulator to intelligent power station
CN203261327U (en) Power line communication device used for household appliance
CN207838300U (en) Wireless telecommunications electronic building blocks
CN202050289U (en) Network exchange type distribution automatic measurement and control apparatus
CN207473916U (en) Multi-functional PLC experimental boxs
CN106128241A (en) Electrical network analysis device
CN205486750U (en) Wireless electric power metering device
CN205451747U (en) LED display screen system based on power line carrier
CN204928899U (en) Bluetooth key intelligence opening system
CN205724892U (en) A kind of analog that intelligent grid is carried out fault simulation
CN208172593U (en) A kind of intelligent data communication control system based on Internet of Things
CN204179757U (en) Based on the power distribution information acquisition system of fieldbus
CN204190115U (en) Wire structures and use the wiring system of this wire structures
CN202424585U (en) Photovoltaic intelligent header box

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20161116