CN106098935A - A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function - Google Patents

A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function Download PDF

Info

Publication number
CN106098935A
CN106098935A CN201610522488.3A CN201610522488A CN106098935A CN 106098935 A CN106098935 A CN 106098935A CN 201610522488 A CN201610522488 A CN 201610522488A CN 106098935 A CN106098935 A CN 106098935A
Authority
CN
China
Prior art keywords
oxide wire
termination electrode
memristor
power consumption
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610522488.3A
Other languages
Chinese (zh)
Inventor
赖云锋
邱文彪
陈凡
程树英
林培杰
俞金玲
周海芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuzhou University
Original Assignee
Fuzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuzhou University filed Critical Fuzhou University
Priority to CN201610522488.3A priority Critical patent/CN106098935A/en
Publication of CN106098935A publication Critical patent/CN106098935A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/841Electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/021Formation of switching materials, e.g. deposition of layers
    • H10N70/026Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/883Oxides or nitrides

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Thermistors And Varistors (AREA)

Abstract

The present invention relates to a kind of low-power consumption oxide wire memristor and the method realizing its electronic synapse function, this oxide wire memristor includes: substrate;First termination electrode, is arranged on substrate, and forms excellent electric contact with substrate;Oxide wire medium, is arranged at the first termination electrode side;Second termination electrode, is correspondingly arranged in oxide wire medium side, and this oxide wire memristor has good change resistance performance under low-power consumption and can realize electronic synapse function under low-power consumption by specific mode of excitation.

Description

A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function
Technical field
The present invention relates to technical field of microelectronic devices, particularly relate to a kind of low-power consumption oxide wire memristor and reality The method of its electronic synapse function existing.
Background technology
The arrival of big data age produces urgent needs to high-performance calculation.But in traditional computing architecture, central authorities Message transmission rate between processing unit and memorizer is limited so that be subject to by the calculating system of von Neumann structure Challenge.There is the circuit of concurrent operation function, information storage and the ability processed can be provided simultaneously with, thus eliminate this bottleneck, In this counting system, the electronic device of similar biological neuron and synapse is it is critical that elementary cell.
At present, electronic synapse based on film state memristor generally has the power consumption of bigger (electric current reaches milliampere level), and Memristor based on oxide lines, because its draw ratio is much larger than film state structure, can realize larger current close under square one Degree, therefore its power consumption is typically smaller than film state device.But, not yet someone provides oxide lines memristor to use as electronic synapse Technical scheme.
Summary of the invention
It is an object of the invention to provide a kind of low-power consumption oxide wire memristor and realize its electronic synapse function Method, to overcome defect present in prior art.
For achieving the above object, the technical scheme is that a kind of low-power consumption oxide wire memristor, including:
One substrate;
One first termination electrode, is arranged on described substrate, and forms electrical contact with described substrate;
Monoxide wire medium, is arranged on described substrate and is arranged at described first termination electrode side;
One second termination electrode, is arranged on described substrate and is correspondingly arranged in the side of described oxide wire medium.
Wherein, described oxide wire medium has the resistance roll-off characteristic under electric excitation.
Further, in an embodiment of the present invention, described oxide wire medium is arranged at described first termination electrode Right side or top;If described oxide wire medium is arranged at the right side of described first termination electrode, the most described second termination electrode sets It is placed in the right side of described oxide wire medium;If described oxide wire medium is arranged at the top of described first termination electrode, The most described second termination electrode is arranged at the top of described oxide wire medium.
Further, in an embodiment of the present invention, it is prepared in accordance with the following steps:
Step S1: make institute by the method for magnetron sputtering, PECVD, MOCVD, ALD, MBE, PLD or evaporation over the substrate State the first termination electrode;
Step S2: on the right side of described first termination electrode or be provided above described oxide wire medium, and with described first end Electrode forms electrical contact;
Step S3: corresponding the right side of described oxide wire medium or above by magnetron sputtering, PECVD, MOCVD, ALD, The method of MBE, PLD or evaporation makes described second termination electrode, this second termination electrode and described first termination electrode formed symmetry or Unsymmetric structure, and form electrical contact with described oxide wire medium.
Further, in an embodiment of the present invention, in described step S2, the preparation side of described oxide wire medium Method is: magnetron sputtering, CVD, ALD, MBE, PLD, evaporates or forms oxide lines by the method for micro-electronic machining.
Further, in an embodiment of the present invention, described substrate is polymer, quasiconductor or insulator;Described first Termination electrode and described second termination electrode are metal, metal alloy, conductive metallic compound and quasiconductor.
Further, in an embodiment of the present invention, described polymer be plastics, rubber, PET, PEN, PEEK, PC, PES, PAR, PCO, PMMA and PI;Described metal is Al, Ti, Ta, Cu, Pt, Au, W, Ni or Ag;Described metal alloy is Pt/ Ti, Ti/Ta, Cu/Ti, Cu/Au, Cu/Al, Ti/W or Al/Zr;Described conductive metallic compound is TiN, TiW, TaN, WSi, AZO, ITO or FTO;Described oxide wire medium is ZnO, CuO, Cu2O、NiO、Al2O3、TiO2Or MgO.
Further, in an embodiment of the present invention, described oxide wire memristor is through continuous print repeatedly the first voltage Scanning or the first current scanning, make described oxide wire memristor taper to high-impedance state from low resistance state, then through continuously Repeatedly the second voltage scanning or the second current scanning, make described oxide wire memristor gradually revert to low-resistance from high-impedance state State, wherein, the first voltage and the opposite polarity of the second voltage, the first electric current and the second sense of current are contrary;And this kind of resistance Or the continuous modulation of conductance also can be realized by applying positive electric pulse or negative electric pulses continuously.
Further, also provide for a kind of method that low-power consumption oxide wire memristor realizes its synaptic function, use one Kind of the pulse method to superposition, by two pulse passages of a test system respectively to described first termination electrode and described the Two termination electrode input pulses also control the time difference of the two poles of the earth electric pulse, and described oxide wire memristor is by superimposed pulse signal Impact, its resistance change rate or conductance rate of change, namely weight will change, thus realize the self-learning function of similar synapse.
Further, in an embodiment of the present invention, any one during described pulse is square wave, triangular wave, sine wave Or it is multiple.
Compared to prior art, the method have the advantages that a kind of low-power consumption oxide proposed by the invention Wire memristor and the method realizing its electronic synapse function, be prepared as wire recall by arranging electrode at oxide lines two ends Resistance device, by specific mode of excitation, can obtain the autonomic learning function of similar synapse under low-power consumption.
Accompanying drawing explanation
Fig. 1 is the structural representation of oxide wire memristor in the present invention.
Fig. 2 is the voltage-current characteristic curve of oxide wire memristor in the present invention.
Fig. 3 be in the present invention oxide wire memristor under DC voltage sweep pattern, resistance continuously adjust process.
Fig. 4 be in the present invention oxide wire memristor unit under potential pulse, resistance continuously adjust process.
Fig. 5 be in the present invention oxide wire memristor to the electronic synapse learning functionality under time-dependent pulse.
[label declaration]: 01-the first termination electrode;02-oxide wire medium;03-the second termination electrode;04-substrate.
Detailed description of the invention
Below in conjunction with the accompanying drawings, technical scheme is specifically described.The present invention provides preferred embodiment, only uses It is described further in the present invention, should not be considered limited to embodiment set forth herein, can not be interpreted as this The restriction of bright protection domain, this art skilled person the present invention is made according to foregoing invention content some are nonessential Improve and adjust, still fall within protection scope of the present invention.Experimental technique used in embodiments discussed below is as without special theory Bright, it is conventional method;Used material, reagent etc., if no special instructions, the most commercially obtain.In the example shown, lining The structures such as the end, the first termination electrode, oxide line, the second termination electrode are idealized model, should not be considered as its ginseng of strict regulations Number, physical dimension.Here, be the schematic diagram of idealized embodiments of the present invention with reference to figure, the embodiment shown in the present invention should not It is considered as limited to the given shape in region shown in figure, but includes other shapes being capable of identical function.
It is described in detail below in conjunction with preferred embodiment.
Further, in the present embodiment, as shown in Figure 1, it is provided that a kind of oxide wire memristor, including:
One substrate 04;
One first termination electrode 01, is arranged on substrate 04;
Monoxide wire medium 02, is arranged on the right side of the first termination electrode 01;
One second termination electrode 03, is arranged at the right side of oxide wire medium 02.
Further, in the present embodiment, termination electrode 01 He that the preparation contact of oxide wire medium 02 two ends is good 03, substrate 04 uses silicon oxide, the Ti that the first termination electrode 01 uses thickness to be 110 nm, oxide wire medium 02 a length of 10 μ m diameter is the zinc oxide nanowire of 100 nm, and the second termination electrode 03 thickness uses the Ti of 110 nm, and makes in accordance with the following steps Standby:
B1) at Si/SiO2Prepare left end Titanium electrode by magnetron sputtering method on substrate, namely on substrate 04, prepare first Termination electrode 01;
B2) zinc oxide nanowire is made on the right side of the first termination electrode 01 by CVD, as oxide wire medium 02, and Excellent electric contact is formed with left end Ti electrode 01;
B3) right-hand member Titanium electrode is prepared on the right side of zinc oxide nanowire by magnetron sputtering method, as the second termination electrode 03, And form excellent electric contact with zinc oxide nanowire.
Further, in the present embodiment, the oxide wire memristor prepared by above-mentioned steps is carried out electricity survey Examination.As in figure 2 it is shown, be the voltage-current characteristic curve of oxide wire memristor, wherein, execute at the first termination electrode during test Add and just (bear) voltage and the second termination electrode is ground connection.As it is shown on figure 3, be that this oxide wire memristor is in DC voltage sweep Resistance under pattern continuously adjusts process, shows that this device can realize continuously adjusting of resistance by applying voltage continuously.As Shown in Fig. 4, under pulse excitation, the resistance of this oxide wire memristor continuously adjusts performance, and this regulation process is similar to raw The regulation process of bonding strength in thing nerve synapse.As it is shown in figure 5, be that this oxide wire memristor can to burst length dependence The test of plasticity, along with two ends burst length difference diminishes, resistance change rate (that is, weights) increases, with nerve synapse in biology Learning rules are consistent, and result shows that the oxide wire memristor in the present embodiment has function and its work electricity of autonomic learning Stream, less than 10 A, has low-power consumption.
Being above presently preferred embodiments of the present invention, all changes made according to technical solution of the present invention, produced function is made With during without departing from the scope of technical solution of the present invention, belong to protection scope of the present invention.

Claims (9)

1. a low-power consumption oxide wire memristor, it is characterised in that including:
One substrate;
One first termination electrode, is arranged on described substrate, and forms electrical contact with described substrate;
Monoxide wire medium, is arranged on described substrate and is arranged at described first termination electrode side;
One second termination electrode, is arranged on described substrate and is correspondingly arranged in the side of described oxide wire medium;
Wherein, described oxide wire medium has the resistance roll-off characteristic under electric excitation.
A kind of low-power consumption oxide wire memristor the most according to claim 1, it is characterised in that described oxide wire Medium is arranged at right side or the top of described first termination electrode;If described oxide wire medium is arranged at described first termination electrode Right side, the most described second termination electrode is arranged at the right side of described oxide wire medium;If described oxide wire medium sets Being placed in the top of described first termination electrode, the most described second termination electrode is arranged at the top of described oxide wire medium.
A kind of low-power consumption oxide wire memristor the most according to claim 2, it is characterised in that enter in accordance with the following steps Row preparation:
Step S1: make institute by the method for magnetron sputtering, PECVD, MOCVD, ALD, MBE, PLD or evaporation over the substrate State the first termination electrode;
Step S2: on the right side of described first termination electrode or be provided above described oxide wire medium, and with described first end Electrode forms electrical contact;
Step S3: corresponding the right side of described oxide wire medium or above by magnetron sputtering, PECVD, MOCVD, ALD, The method of MBE, PLD or evaporation makes described second termination electrode, this second termination electrode and described first termination electrode formed symmetry or Unsymmetric structure, and form electrical contact with described oxide wire medium.
A kind of low-power consumption oxide wire memristor the most according to claim 3, it is characterised in that in described step S2 In, the preparation method of described oxide wire medium is: magnetron sputtering, CVD, ALD, MBE, PLD, evaporates or is added by microelectronics The method of work forms oxide lines.
A kind of low-power consumption oxide wire memristor the most according to claim 1, it is characterised in that described substrate is polymerization Thing, quasiconductor or insulator;Described first termination electrode and described second termination electrode are metal, metal alloy, conductive metallization Compound and quasiconductor.
A kind of low-power consumption oxide wire memristor the most according to claim 5, it is characterised in that described polymer is for moulding Material, rubber, PET, PEN, PEEK, PC, PES, PAR, PCO, PMMA and PI;Described metal is Al, Ti, Ta, Cu, Pt, Au, W, Ni Or Ag;Described metal alloy is Pt/Ti, Ti/Ta, Cu/Ti, Cu/Au, Cu/Al, Ti/W or Al/Zr;Described conducting metal chemical combination Thing is TiN, TiW, TaN, WSi, AZO, ITO or FTO;Described oxide wire medium is ZnO, CuO, Cu2O、NiO、Al2O3、 TiO2Or MgO.
A kind of low-power consumption oxide wire memristor the most according to claim 1, it is characterised in that described oxide wire Memristor through continuous print repeatedly the first voltage scanning or the first current scanning, make described oxide wire memristor from low resistance state by Gradually change to high-impedance state, then through continuous print repeatedly the second voltage scanning or the second current scanning, make described oxide wire recall Resistance device gradually reverts to low resistance state, wherein, the first voltage and the opposite polarity of the second voltage, the first electric current and second from high-impedance state Sense of current is contrary;And the continuous modulation of this kind of resistance or conductance also can come by applying positive electric pulse or negative electric pulses continuously Realize.
8. the method realizing low-power consumption oxide wire memristor synapse function described in any one of claim 1 to 7, its It is characterised by, uses a kind of pulse method to superposition, by two pulse passages of a test system respectively to described first Termination electrode and described second termination electrode input pulse, and control described first termination electrode pulse and described second termination electrode pulse Time difference, described oxide wire memristor is affected by superposition dipulse signal, its resistance change rate or conductance change Rate will change, thus realize the self-learning function of similar synapse.
A kind of method realizing low-power consumption oxide wire memristor synapse function the most according to claim 8, its feature Being, described pulse is any one or more in square wave, triangular wave, sine wave.
CN201610522488.3A 2016-07-06 2016-07-06 A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function Pending CN106098935A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610522488.3A CN106098935A (en) 2016-07-06 2016-07-06 A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610522488.3A CN106098935A (en) 2016-07-06 2016-07-06 A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function

Publications (1)

Publication Number Publication Date
CN106098935A true CN106098935A (en) 2016-11-09

Family

ID=57213313

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610522488.3A Pending CN106098935A (en) 2016-07-06 2016-07-06 A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function

Country Status (1)

Country Link
CN (1) CN106098935A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108664735A (en) * 2018-05-11 2018-10-16 华中科技大学 The implementation method of STDP pulse design methods and diversification STDP based on multivalue memristor
CN111323654A (en) * 2020-02-28 2020-06-23 北京大学 Synapse simulation method and system of resistive device
CN111834530A (en) * 2020-07-29 2020-10-27 南开大学 Two-end artificial synapse based on single crystal perovskite and preparation method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102456157A (en) * 2010-10-20 2012-05-16 北京大学 Nerve cell apparatus and nerve network
CN102931344A (en) * 2011-08-12 2013-02-13 中国科学院微电子研究所 Nanowire memristor and manufacturing method thereof
CN103367639A (en) * 2013-07-25 2013-10-23 福州大学 Zinc oxide nanowire low-power consumption resistive random access memory and preparation method thereof
CN104103756A (en) * 2014-07-25 2014-10-15 福州大学 Resistive random access memory and method for realizing multi-value storage through the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102456157A (en) * 2010-10-20 2012-05-16 北京大学 Nerve cell apparatus and nerve network
CN102931344A (en) * 2011-08-12 2013-02-13 中国科学院微电子研究所 Nanowire memristor and manufacturing method thereof
CN103367639A (en) * 2013-07-25 2013-10-23 福州大学 Zinc oxide nanowire low-power consumption resistive random access memory and preparation method thereof
CN104103756A (en) * 2014-07-25 2014-10-15 福州大学 Resistive random access memory and method for realizing multi-value storage through the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ZHONG QIANG WANG等: "Synaptic Learning and Memory Functions Achieved Using Oxygen Ion Migration/Diffusion in an Amorphous InGaZnO Memristor", 《ADVANCED FUNCTIONAL MATERIALS》 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108664735A (en) * 2018-05-11 2018-10-16 华中科技大学 The implementation method of STDP pulse design methods and diversification STDP based on multivalue memristor
CN108664735B (en) * 2018-05-11 2020-06-09 华中科技大学 STDP pulse design method based on multivalued memristor and realization method of diversified STDP
CN111323654A (en) * 2020-02-28 2020-06-23 北京大学 Synapse simulation method and system of resistive device
CN111323654B (en) * 2020-02-28 2021-08-06 北京大学 Synapse simulation method and system of resistive device
CN111834530A (en) * 2020-07-29 2020-10-27 南开大学 Two-end artificial synapse based on single crystal perovskite and preparation method thereof

Similar Documents

Publication Publication Date Title
CN110739393B (en) Bionic synapse device and manufacturing method and application thereof
Indiveri et al. Integration of nanoscale memristor synapses in neuromorphic computing architectures
Yu et al. An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation
Liu et al. Optimization of non-linear conductance modulation based on metal oxide memristors
US7978510B2 (en) Stochastic synapse memory element with spike-timing dependent plasticity (STDP)
US8924321B2 (en) Three-layered neuron devices for neural network with reset voltage pulse
Cao et al. Memristor-based neural networks: a bridge from device to artificial intelligence
CN102811051B (en) Memristor-based logical gate circuit
Moon et al. Hardware implementation of associative memory characteristics with analogue-type resistive-switching device
Gao et al. Metal oxide resistive random access memory based synaptic devices for brain-inspired computing
CN107122828B (en) Circuit structure, driving method thereof and neural network
CN106098932A (en) A kind of linear gradual memristor and preparation method thereof
US20130099187A1 (en) Multilayer structure based on a negative differential resistance material
CN106098935A (en) A kind of low-power consumption oxide wire memristor and the method realizing its synaptic function
Zahari et al. Pattern recognition with TiO x-based memristive devices
Wang et al. Manipulation of the electrical behaviors of Cu/MXene/SiO2/W memristor
CN104934534A (en) Biological nerve synapse bionic electronic device and preparation method thereof
CN107909146A (en) Neuron circuit based on volatile threshold transition device
KR20170071766A (en) Using Insulator-metal transition electronic neuron High density neuromorphic system and High density neuromorphic system curcuit
Zhang et al. An electronic synapse device based on solid electrolyte resistive random access memory
Kim et al. Shape‐deformable and locomotive MXene (Ti3C2Tx)‐encapsulated magnetic liquid metal for 3D‐motion‐adaptive synapses
CN110676375A (en) Double-resistance variable-layer memristor and preparation method
Ranjan et al. Passive filters for nonvolatile storage based on capacitive-coupled memristive effects in nanolayered organic–inorganic heterojunction devices
Long et al. Global modulatory heterosynaptic mechanisms in bio-polymer electrolyte gated oxide neuron transistors
Ananthakrishnan et al. Water-based resistive switches for neuromorphic long-range connections

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20161109

RJ01 Rejection of invention patent application after publication