CN106027426A - 防止欠载的分组存储器系统、方法和设备 - Google Patents
防止欠载的分组存储器系统、方法和设备 Download PDFInfo
- Publication number
- CN106027426A CN106027426A CN201610193288.8A CN201610193288A CN106027426A CN 106027426 A CN106027426 A CN 106027426A CN 201610193288 A CN201610193288 A CN 201610193288A CN 106027426 A CN106027426 A CN 106027426A
- Authority
- CN
- China
- Prior art keywords
- port
- grouped data
- packet
- controller
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/201—Multicast operation; Broadcast operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0607—Interleaved addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1016—Performance improvement
- G06F2212/1024—Latency reduction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1041—Resource optimization
- G06F2212/1044—Space efficiency improvement
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/16—Arrangements for providing special services to substations
- H04L12/18—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast
- H04L12/1881—Arrangements for providing special services to substations for broadcast or conference, e.g. multicast with schedule organisation, e.g. priority, sequence management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (33)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/673,807 | 2015-03-30 | ||
US14/673,807 US10003551B2 (en) | 2015-03-30 | 2015-03-30 | Packet memory system, method and device for preventing underrun |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106027426A true CN106027426A (zh) | 2016-10-12 |
CN106027426B CN106027426B (zh) | 2020-07-07 |
Family
ID=56937077
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610193288.8A Active CN106027426B (zh) | 2015-03-30 | 2016-03-30 | 防止欠载的分组存储器系统、方法和设备 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10003551B2 (zh) |
KR (1) | KR102524566B1 (zh) |
CN (1) | CN106027426B (zh) |
DE (1) | DE102016003679A1 (zh) |
FR (1) | FR3034542A1 (zh) |
TW (1) | TW201642140A (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11599649B2 (en) * | 2020-06-29 | 2023-03-07 | Rockwell Automation Technologies, Inc. | Method and apparatus for managing transmission of secure data packets |
US11606346B2 (en) | 2020-06-29 | 2023-03-14 | Rockwell Automation Technologies, Inc. | Method and apparatus for managing reception of secure data packets |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10333848B2 (en) * | 2016-07-01 | 2019-06-25 | Intel Corporation | Technologies for adaptive routing using throughput estimation |
CN112257104A (zh) * | 2020-10-10 | 2021-01-22 | 北京字跳网络技术有限公司 | 权限控制方法、装置和电子设备 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030043742A1 (en) * | 2001-08-31 | 2003-03-06 | Marcelo De Maria | Congestion management for packet routers |
CN1770745A (zh) * | 2004-09-29 | 2006-05-10 | 英特尔公司 | 使用设备向量能够路由多播数据分组的集成电路 |
US20060104275A1 (en) * | 2004-11-17 | 2006-05-18 | Nathan Dohm | System and method for improved multicast performance |
CN103036805A (zh) * | 2011-09-30 | 2013-04-10 | 美国博通公司 | 用于改善分组共享存储器体系结构组播性能的系统和方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
WO2000052889A1 (en) | 1999-03-05 | 2000-09-08 | Allayer Technologies Corporation | Packet switching fabric having a segmented ring with token based resource control protocol and output queuing control |
CA2283627C (en) | 1999-09-27 | 2008-08-12 | Nortel Networks Corporation | High-capacity wdm-tdm packet switch |
US7079525B1 (en) | 2000-04-27 | 2006-07-18 | Cisco Technology, Inc. | Network switch having a hybrid switch architecture |
US7068603B2 (en) | 2001-07-06 | 2006-06-27 | Juniper Networks, Inc. | Cross-bar switch |
US7043569B1 (en) | 2001-09-07 | 2006-05-09 | Chou Norman C | Method and system for configuring an interconnect device |
US7289537B1 (en) | 2002-11-01 | 2007-10-30 | Greenfield Networks, Inc. | Single-chip multi-port Ethernet switch |
US7719982B2 (en) * | 2005-08-31 | 2010-05-18 | Intel Corporation | Switching device utilizing flow-control management |
US20090073873A1 (en) | 2007-09-17 | 2009-03-19 | Integrated Device Technology, Inc. | Multiple path switch and switching algorithms |
US8554851B2 (en) | 2010-09-24 | 2013-10-08 | Intel Corporation | Apparatus, system, and methods for facilitating one-way ordering of messages |
US9246795B2 (en) | 2011-03-07 | 2016-01-26 | Tejas Networks Limited | Protection method and system for preplanning duality of paths for a unicast and/or a multicast traffic |
US9195622B1 (en) | 2012-07-11 | 2015-11-24 | Marvell World Trade Ltd. | Multi-port memory that supports multiple simultaneous write operations |
US9148346B2 (en) | 2012-09-05 | 2015-09-29 | Brocade Communications Systems, Inc. | Multiple ring identification and configuration protocol |
US9037670B2 (en) | 2012-09-18 | 2015-05-19 | Cisco Technology, Inc. | Ultra low latency network buffer storage |
US9154441B2 (en) | 2013-01-25 | 2015-10-06 | Broadcom Corporation | Adaptive buffer allocation management |
US9582440B2 (en) | 2013-02-10 | 2017-02-28 | Mellanox Technologies Ltd. | Credit based low-latency arbitration with data transfer |
US9699118B2 (en) * | 2014-04-25 | 2017-07-04 | Avago Technologies General Ip (Singapore) Pte. Ltd. | System for flexible dynamic reassignment of throughput |
-
2015
- 2015-03-30 US US14/673,807 patent/US10003551B2/en active Active
-
2016
- 2016-03-24 DE DE102016003679.6A patent/DE102016003679A1/de active Pending
- 2016-03-25 KR KR1020160036000A patent/KR102524566B1/ko active IP Right Grant
- 2016-03-28 TW TW105109655A patent/TW201642140A/zh unknown
- 2016-03-29 FR FR1652675A patent/FR3034542A1/fr not_active Withdrawn
- 2016-03-30 CN CN201610193288.8A patent/CN106027426B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030043742A1 (en) * | 2001-08-31 | 2003-03-06 | Marcelo De Maria | Congestion management for packet routers |
CN1770745A (zh) * | 2004-09-29 | 2006-05-10 | 英特尔公司 | 使用设备向量能够路由多播数据分组的集成电路 |
US20060104275A1 (en) * | 2004-11-17 | 2006-05-18 | Nathan Dohm | System and method for improved multicast performance |
CN103036805A (zh) * | 2011-09-30 | 2013-04-10 | 美国博通公司 | 用于改善分组共享存储器体系结构组播性能的系统和方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11599649B2 (en) * | 2020-06-29 | 2023-03-07 | Rockwell Automation Technologies, Inc. | Method and apparatus for managing transmission of secure data packets |
US11606346B2 (en) | 2020-06-29 | 2023-03-14 | Rockwell Automation Technologies, Inc. | Method and apparatus for managing reception of secure data packets |
Also Published As
Publication number | Publication date |
---|---|
TW201642140A (zh) | 2016-12-01 |
CN106027426B (zh) | 2020-07-07 |
US10003551B2 (en) | 2018-06-19 |
DE102016003679A1 (de) | 2016-10-06 |
US20160294729A1 (en) | 2016-10-06 |
FR3034542A1 (zh) | 2016-10-07 |
KR102524566B1 (ko) | 2023-04-21 |
KR20160117232A (ko) | 2016-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8583851B2 (en) | Convenient, flexible, and efficient management of memory space and bandwidth | |
KR100775406B1 (ko) | Dma 데이터 전송 장치 및 dma 데이터 전송 방법 | |
US20070011396A1 (en) | Method and apparatus for bandwidth efficient and bounded latency packet buffering | |
CN106027426A (zh) | 防止欠载的分组存储器系统、方法和设备 | |
US11874780B2 (en) | Packet processing system, method and device utilizing a port client chain | |
US9063841B1 (en) | External memory management in a network device | |
US10061513B2 (en) | Packet processing system, method and device utilizing memory sharing | |
US9658951B1 (en) | Scalable high bandwidth memory in a network device | |
CN110214437A (zh) | 用于存储器访问令牌重新分配的系统和方法 | |
US9582215B2 (en) | Packet processing system, method and device utilizing memory sharing | |
US9612950B2 (en) | Control path subsystem, method and device utilizing memory sharing | |
CN104247352A (zh) | 根据报文大小确定存储在存储器组或存储器设备中的副本数目的存储器架构 | |
US20160070489A1 (en) | Memory system | |
CN107085557A (zh) | 直接存储器访问系统以及相关方法 | |
US10067690B1 (en) | System and methods for flexible data access containers | |
US9747226B2 (en) | Packet processing system, method and device to optimize packet buffer space | |
CN113806245A (zh) | 一种根据出口类型自动分配缓存地址的装置 | |
CN108650189A (zh) | 一种流量平衡控制方法及装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1230365 Country of ref document: HK |
|
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: California, USA Applicant after: Cavium, Inc. Address before: California, USA Applicant before: Cavium, Inc. |
|
CB02 | Change of applicant information | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20200427 Address after: Singapore City Applicant after: Marvell Asia Pte. Ltd. Address before: Ford street, Grand Cayman, Cayman Islands Applicant before: Kaiwei international Co. Effective date of registration: 20200427 Address after: Ford street, Grand Cayman, Cayman Islands Applicant after: Kaiwei international Co. Address before: California, USA Applicant before: Cavium, Inc. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant |