CN105934742A - 用于动态语言中的内联高速缓存的硬件加速 - Google Patents

用于动态语言中的内联高速缓存的硬件加速 Download PDF

Info

Publication number
CN105934742A
CN105934742A CN201580005290.1A CN201580005290A CN105934742A CN 105934742 A CN105934742 A CN 105934742A CN 201580005290 A CN201580005290 A CN 201580005290A CN 105934742 A CN105934742 A CN 105934742A
Authority
CN
China
Prior art keywords
instance
software operation
dynamic software
inline cache
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201580005290.1A
Other languages
English (en)
Chinese (zh)
Inventor
B·罗巴特米利
G·C·卡斯卡瓦尔
M·N·克达拉亚
D·苏亚雷斯格拉西亚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105934742A publication Critical patent/CN105934742A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4488—Object-oriented
    • G06F9/449—Object-oriented method invocation or resolution
    • G06F9/4491—Optimising based on receiver type
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
CN201580005290.1A 2014-01-23 2015-01-22 用于动态语言中的内联高速缓存的硬件加速 Pending CN105934742A (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201461930818P 2014-01-23 2014-01-23
US61/930,818 2014-01-23
US14/262,871 2014-04-28
US14/262,871 US9740504B2 (en) 2014-01-23 2014-04-28 Hardware acceleration for inline caches in dynamic languages
PCT/US2015/012529 WO2015112763A1 (en) 2014-01-23 2015-01-22 Hardware acceleration for inline caches in dynamic languages

Publications (1)

Publication Number Publication Date
CN105934742A true CN105934742A (zh) 2016-09-07

Family

ID=53544928

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580005290.1A Pending CN105934742A (zh) 2014-01-23 2015-01-22 用于动态语言中的内联高速缓存的硬件加速

Country Status (6)

Country Link
US (1) US9740504B2 (enExample)
EP (1) EP3097479A1 (enExample)
JP (1) JP2017509950A (enExample)
KR (1) KR20160113143A (enExample)
CN (1) CN105934742A (enExample)
WO (1) WO2015112763A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109716306A (zh) * 2016-09-19 2019-05-03 高通股份有限公司 动态输入/输出相干性
CN110825531A (zh) * 2018-08-14 2020-02-21 阿里巴巴集团控股有限公司 针对动态类型语言的优化方法、装置、设备以及存储介质

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9710388B2 (en) 2014-01-23 2017-07-18 Qualcomm Incorporated Hardware acceleration for inline caches in dynamic languages
US11880231B2 (en) * 2020-12-14 2024-01-23 Microsoft Technology Licensing, Llc Accurate timestamp or derived counter value generation on a complex CPU
JP7718014B2 (ja) * 2021-10-25 2025-08-05 株式会社Preferred Networks コンパイラ装置、演算処理装置、命令生成方法、プログラム、コンパイル方法及びコンパイラプログラム

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090013128A1 (en) * 2007-07-05 2009-01-08 Peterson Robert R Runtime Machine Supported Method Level Caching
CN101896915A (zh) * 2007-12-14 2010-11-24 微软公司 协作创作模式
CN103518190A (zh) * 2011-05-27 2014-01-15 高通股份有限公司 对于动态语言的散列表的硬件支持

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6401137B1 (en) * 1998-06-30 2002-06-04 Sun Microsystems, Inc. Method, apparatus, and article of manufacture for processing a virtual call in a multi-threaded program
US20020087798A1 (en) * 2000-11-15 2002-07-04 Vijayakumar Perincherry System and method for adaptive data caching
US7353364B1 (en) 2004-06-30 2008-04-01 Sun Microsystems, Inc. Apparatus and method for sharing a functional unit execution resource among a plurality of functional units
US8972952B2 (en) 2012-02-03 2015-03-03 Apple Inc. Tracer based runtime optimization for dynamic programming languages
US9251071B2 (en) 2013-08-30 2016-02-02 Apple Inc. Concurrent inline cache optimization in accessing dynamically typed objects
US9710388B2 (en) 2014-01-23 2017-07-18 Qualcomm Incorporated Hardware acceleration for inline caches in dynamic languages

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090013128A1 (en) * 2007-07-05 2009-01-08 Peterson Robert R Runtime Machine Supported Method Level Caching
CN101896915A (zh) * 2007-12-14 2010-11-24 微软公司 协作创作模式
CN103518190A (zh) * 2011-05-27 2014-01-15 高通股份有限公司 对于动态语言的散列表的硬件支持

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
N. VIJAYKRISHNAN: "Object-oriented architectural support for a Java processor", 《LECTURE NOTES IN COMPUTER SCIENCE》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109716306A (zh) * 2016-09-19 2019-05-03 高通股份有限公司 动态输入/输出相干性
CN110825531A (zh) * 2018-08-14 2020-02-21 阿里巴巴集团控股有限公司 针对动态类型语言的优化方法、装置、设备以及存储介质
CN110825531B (zh) * 2018-08-14 2023-05-30 斑马智行网络(香港)有限公司 针对动态类型语言的优化方法、装置、设备以及存储介质

Also Published As

Publication number Publication date
US9740504B2 (en) 2017-08-22
KR20160113143A (ko) 2016-09-28
JP2017509950A (ja) 2017-04-06
US20150205720A1 (en) 2015-07-23
WO2015112763A1 (en) 2015-07-30
EP3097479A1 (en) 2016-11-30

Similar Documents

Publication Publication Date Title
CN106415485B (zh) 用于动态语言中的内联高速缓存的硬件加速
US9355050B2 (en) Secure, fast and normal virtual interrupt direct assignment in a virtualized interrupt controller in a mobile system-on-chip
CN111033466B (zh) 对闪存进行分区以及实现具有映像升级能力的灵活引导
US9652152B2 (en) Efficient decompression locality system for demand paging
CN108780441A (zh) 用于定点矩阵乘法的内存减少方法
WO2016137579A1 (en) Return oriented programming attack detection via memory monitoring
CN108431775A (zh) 用于高效并行计算的简化的基于任务的运行时的方法
US20150268993A1 (en) Method for Exploiting Parallelism in Nested Parallel Patterns in Task-based Systems
CN105934742A (zh) 用于动态语言中的内联高速缓存的硬件加速
CN109791510B (zh) 在异构计算中管理数据流
US20130276123A1 (en) Mechanism for providing a secure environment for acceleration of software applications at computing devices
US9600420B2 (en) Reducing decompression time without impacting compression ratio
KR20250105377A (ko) NVMe(Nonvolatile Memory Express) 저장 디바이스들에 대한 인라인 암호화 솔루션
CN107223239A (zh) 用于改善牺牲（Victim）高速缓存模式的处理调度
US10078611B1 (en) Smart handling of input/output interrupts
TWI886249B (zh) 用於產生原始程式碼以為邊緣設備和現有工具鏈構建安全的機器學習引擎的方法、計算設備、及處理器可讀取儲存媒體
WO2021097457A1 (en) Batch softmax for 0-label and multilabel classification
US20240403411A1 (en) Methods For Improving Security In Computing Devices Implementing Control Flow Integrity
WO2025034294A1 (en) Method for generating initialization vector for nvme inline encryption

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20160907

WD01 Invention patent application deemed withdrawn after publication