CN105812012B - Intercom and the circuit for reducing its bit error rate - Google Patents
Intercom and the circuit for reducing its bit error rate Download PDFInfo
- Publication number
- CN105812012B CN105812012B CN201610352958.6A CN201610352958A CN105812012B CN 105812012 B CN105812012 B CN 105812012B CN 201610352958 A CN201610352958 A CN 201610352958A CN 105812012 B CN105812012 B CN 105812012B
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- intercom
- strength
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/3827—Portable transceivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
- H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
- H04B7/08—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
- H04B7/0837—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using pre-detection combining
- H04B7/0842—Weighted combining
- H04B7/0848—Joint weighting
- H04B7/0857—Joint weighting using maximum ratio combining techniques, e.g. signal-to- interference ratio [SIR], received signal strenght indication [RSS]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Interconnected Communication Systems, Intercoms, And Interphones (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a kind of intercom and reduce the circuit of its bit error rate, the circuit for reducing the bit error rate includes: signal strength detection unit and dredges unit, wherein, the signal strength detection unit, for carrying out signal strength detection to input signal, strength signal is generated, the input signal is obtained by the receiving port acquisition reception signal of intercom；It is described to dredge unit, for the Partial Power for the reception signal that the amplifier of intercom exports to be dredged to ground terminal according to the strength signal.Intercom of the invention and the circuit for reducing its bit error rate can reduce the bit error rate when receiving signal by force, and it is simple, reaction speed is fast.
Description
Technical field
The present invention relates to field of communication technology more particularly to a kind of intercoms and the circuit for reducing its bit error rate.
Background technique
The dynamic range of intercom is to measure an important indicator of intercom performance.Dynamic range is to instigate intercom energy
It is enough that reception signal is detected and makes the power bracket for receiving signal when reception signal is undistorted.If receiving the function of signal
Rate is excessive, can cause the distortion of the amplifier of intercom, and introduces noise；If the power for receiving signal is too small, possible nothing
Method detects.
In general, the power for receiving signal is that (it is strong to receive signal by Receive Signal Strength Index with RSSI
Degree instruction) measure, powerful reception signal is considered as strong reception signal, and RSSI higher, low power reception signal is considered as weak
Signal is received, RSSI is lower.Signal or weak received signal are either received by force, are be easy to cause the loss of transmission information, are led
The bit error rate is caused to increase.
In the Chinese patent application No. is 200610075844.8, a kind of dress for improving receiver dynamic range is proposed
It sets, as shown in Figure 1, including compensating module 110 and schmidt trigger module 120, compensating module 110 is connected to reception signal strength or weakness
Between detection module 130 and schmidt trigger module 120, schmidt trigger module 130 is connected with the amplifier 140 of intercom.
Wherein, compensating module 110 is controlled by reading output control amount in schmidt trigger module 120, and according to the output
The influence of the opening, closed state to the amplifier 140 of receiver is measured, the defeated of the output of signal strength or weakness detection module 130 is received in docking
Enter variable and compensates processing.Schmitt trigger module 120 is by the threshold value comparison of compensated input variable and setting, output phase
The output control amount answered, and then control and receive the opening of the amplifier 140 of machine, closed state.
Although the device can improve bit error rate when strong input signal to a certain extent, due in the process of improvement
The middle amplifier 140 that can change receiver turns on or off state, so that the RSSI for receiving signal is affected, needs volume
It is compensated outside by compensating module 110, increases the complexity of system, reduce the reaction speed of system.
Summary of the invention
Based on this, it is necessary to the bit error rate can be reduced when receiving signal by force by providing one kind, and it is simple, reaction speed is fast
Circuit.
In addition, there is a need to provide one kind can reduce the bit error rate when receiving signal by force, and it is simple, reaction speed is fast
Intercom.
In order to solve the above-mentioned technical problem, the technical scheme adopted by the invention is as follows:
A kind of circuit reducing the bit error rate, including signal strength detection unit and dredge unit, wherein the signal strength
Detection unit generates strength signal, the input signal is by intercom for carrying out signal strength detection to input signal
It is obtained that receiving port acquisition receives signal；It is described to dredge unit, for according to the strength signal by the amplification of intercom
The Partial Power of the reception signal of device output is dredged to ground terminal.
Further, the unit of dredging includes switching tube, and the conducting of the switching tube is controlled by the strength signal.
Further, the circuit further includes adjusting unit, be connected to the signal strength detection unit and switching tube it
Between, for adjusting the amplitude of the strength signal, so that the switching tube is connected in the strength signal adjusted enough.
Further, the adjusting unit includes in-phase amplifier, the input terminal of the in-phase amplifier and the signal
Intensity detection unit is connected, and output end is connected with the switching tube.
Further, the signal strength detection unit includes coupling circuit and peak-detector circuit；The coupling circuit
It is connected with the receiving port of the intercom, the reception signal for coupling the receiving port obtains the input signal；It is described
Peak-detector circuit is connected with unit is dredged, and the peak value for detecting the input signal, which is exported as strength signal to described, to be dredged
Lead unit.
Further, the signal strength detection unit further includes amplifying circuit, is connected to the coupling circuit and peak value
Between detecting circuit, for amplifying the input signal.
Further, the amplifying circuit includes triode, and the base stage of the triode is connected to the coupling circuit, collection
Electrode is connected with the peak-detector circuit, and emitter is connected to the ground terminal.
Further, the coupling circuit include first capacitor, and one end of the first capacitor connects with the intercom
Receiving end mouth is connected, and the other end is connected with the amplifying circuit.
Further, the peak-detector circuit includes diode, the second capacitor and inductance, and the diode is connected to institute
State coupling circuit and it is described dredge between unit, second capacitance connection between the cathode and ground terminal of the diode,
The inductance connection is between the anode and ground terminal of the diode.
A kind of intercom, including receiving port, further include the as described above circuit for reducing the bit error rate, the circuit with connect
Receiving end mouth is connected.
Compared with prior art, the invention has the following advantages:
By the setting signal intensity detection unit in the circuit for reducing the bit error rate and dredge unit, wherein signal strength
Detection unit is used to carry out signal strength detection to input signal to generate strength signal, which is the reception by intercom
Port processing reception signal is obtained, dredges reception of the unit for exporting the amplifier of intercom according to strength signal and believes
Number Partial Power dredge to ground terminal.That is, the strong Partial Power for receiving signal is logical after the amplifier of intercom
It crosses and dredges unit and be directed into ground, so that the gain of the receiving path of intercom achievees the effect that decaying, in attenuation process not
The amplifier of intercom can be changed turns on or off state, to will not influence the RSSI for receiving signal, avoids using benefit
Module is repaid, the complexity of system is thereby reduced, improves the reaction speed of system.
Detailed description of the invention
Fig. 1 is the structural block diagram for improving the device of receiver dynamic range in the prior art；
Fig. 2 is the structural block diagram of the circuit of the reduction bit error rate of an embodiment；
Fig. 3 is the structural block diagram of signal strength detection unit in Fig. 2；
Fig. 4 is the structural block diagram of the circuit of the reduction bit error rate of another embodiment；
Fig. 5 is the basic circuit diagram of the circuit of the reduction bit error rate of a specific embodiment.
Specific embodiment
The exemplary embodiment for embodying feature of present invention and advantage will describe in detail in the following description.It should be understood that
The present invention can have various variations in different embodiments, neither depart from the scope of the present invention, and theory therein
Bright and diagram inherently is illustrated as being used, rather than to limit the present invention.
Term " first ", " second " in the present invention etc. are to be used to distinguish similar objects, rather than be used to describe specific
Sequence or precedence.It is construed as, the component used in this way can be exchanged with each other in the appropriate case.
In digital radio communication system field of terminal, the communication matter under signal input condition is being received by force in order to improve intercom
Amount or the other performance indicators of sacrifice or the dynamic range that intercom is improved by using the device of High Linear range,
To improve bit error rate when strong reception signal.
However, aforesaid way otherwise be the system that will increase complexity, reduce the reaction speed of system so that cost compared with
High or there is also the limitation on using, improved effect is not obvious.
The bit error rate deteriorates when therefore, in order to simply and effectively solve the problems, such as to receive signal by force, and spy proposes that one kind is answered
Circuit for the reduction bit error rate in intercom.
Referring to Fig. 2, in one embodiment, a kind of circuit reducing the bit error rate is applied to intercom, is connected to intercom
Receiving path 300 on.The circuit of the reduction bit error rate includes signal strength detection unit 210 and dredges unit 220.
Wherein, signal strength detection unit 210 is used to carry out signal strength detection to input signal, generates strength signal.
The receiving path 300 of intercom includes receiving port, amplifier, frequency mixer etc., wherein input signal is by right
It is obtained to say that the receiving port acquisition of machine receives signal.In the present embodiment, input signal and the power difference for receiving signal
15dB or so, ensure that collection process will not the reception signal to intercom have an impact.
Strength signal is DC level signal, and that reflects the intensity of input signal, that is, reflect intercom indirectly
Reception signal intensity.For example, threshold value is arranged in the intensity for input signal, then intensity is more than the input signal of threshold value, institute
Corresponding reception signal is considered as receiving signal by force.
It is the reception signal that can obtain intercom as a result, by the signal strength detection carried out to input signal
Intensity.
According to different application scenarios, signal strength detection unit 210 is by carrying out signal strength detection to input signal
The corresponding intensity for receiving signal can be judged by the peak detection of input signal, can also pass through the RMA of input signal
(root-mean-square value) detects to judge the corresponding intensity for receiving signal, can also pass through the power (Cffim value) of input signal
It detects to judge the corresponding intensity for receiving signal.
Unit 220 is dredged for dredging the Partial Power for the reception signal that the amplifier of intercom exports according to strength signal
It is directed at ground terminal 230.
That is, indicating that receiving signal has reached some strength, at this point, dredging when the intensity of input signal reaches threshold value
Unit 220 is led to dredge the Partial Power for the strong reception signal that the amplifier of intercom exports to ground terminal 220, and the strong reception
The other parts power of signal is then continued to output yet by the receiving path of intercom 300, is declined to reach to the strong signal that receives
The purpose subtracted, it is simple and reliable.
Dredging unit 220 can be the circuit with switching characteristic or the device with switching characteristic.For example, dredging list
Member 220 includes relay circuit, through the relay in relay circuit when reception signal reaches some strength, connects intercommunication
Relay circuit between the receiving path 300 and ground terminal 230 of machine, so that the Partial Power for receiving signal is dredged to ground terminal
230。
More preferably, dredging unit 220 includes switching tube, and the conducting of switching tube is controlled by strength signal.When input signal
Peak value reaches threshold value, at this point, receiving the RSSI higher of signal, switching tube is switched on, and the strong Partial Power for receiving signal is by leading
Logical switching tube is directed to ground.Conversely, the RSSI for receiving signal is lower, intensity when the peak value of input signal is not up to threshold value
Signal fails that switching tube is connected, at this point, the receiving path 300 of intercom is without any decaying.
Further, switching tube can be diode, be also possible to triode, can also be other with turn-on deadline spy
The device of property, the present embodiment are not limited thereto.
In addition, receive in the receiving port of intercom the acquisition of signal, in the amplifier of intercom in the present embodiment
The strong adjustable attenuation for receiving signal is carried out later, and the amplifier for being about 30dB by gain amplifier is to the reception signal before and after decaying
The reverse isolation of progress ensure that dredging unit 220 will not influence the reception of receiving port to the strong elicitation effect for receiving signal
The RSSI of signal, to avoid compensating using additional software and hardware measure, so that system improves reaction speed, further
Reduce the complexity of system.
Referring to Fig. 3, in one embodiment, signal strength detection unit 210 includes coupling circuit 211 and peak detection electricity
Road 213.
Wherein, coupling circuit 211 are connected with the receiving port of intercom, and the reception signal for coupling the receiving port obtains
To input signal.
Peak-detector circuit 213 is connected with unit is dredged, for detecting the peak value of input signal as strength signal to dredging
Lead unit.
Further, signal strength detection unit 210 further includes amplifying circuit 212, is connected to coupling circuit 211 and peak value
Between detecting circuit 213, for amplifying input signal, to guarantee that peak-detector circuit 213 is enough to detect strength signal.
More preferably, coupling circuit 211 include the second capacitor, and one end of the second capacitor is connected with the receiving port of intercom,
The other end is connected with amplifying circuit 212.The capacitance very little of second capacitor, for example, only 1 pico farad, so that passing through the second capacitor
It is coupled to receive the obtained input signal of signal and receives the power difference at least 15dB of signal, exist to not influence reception signal
Transmission in the receiving path of intercom.
Amplifying circuit 212 includes triode, and the base stage of triode is connected to coupling circuit 211, collector and peak detection
Circuit 213 is connected, and emitter is connected to ground terminal.
Further, it is in series with resistance and third capacitor, also between the base stage of triode and collector to increase three-level
The stability of pipe.
It is noted that if changing the capacitance of the second capacitor and the gain amplifier of triode, the width of strength signal
Value will correspondingly change, so that the on state of switching tube may change.Briefly, by adjusting second
The capacitance of capacitor and the gain amplifier of triode, the conducting of adjustable switching tube are started to control a little.
In other application scenarios, amplifying circuit 212 is also possible to the device that amplifier etc. has power amplification effect, this reality
Example is applied to be not limited thereto.
Peak-detector circuit 213 includes diode, first capacitor and inductance, and diode is connected to coupling circuit 211 and dredges
Lead between unit, first capacitor is connected between the cathode of diode and ground terminal, inductance connection in diode anode with connect
Between ground terminal.
When input signal is positive half cycle, diode current flow, so that first capacitor persistently charges until maximum value, works as input
When signal is in negative half period, diode cut-off, capacitor, which does not discharge, keeps maximum value, so that the end voltage of capacitor begins in whole process
Maximum value is kept to obtain strength signal to detect the peak value of input signal eventually.
Referring to Fig. 4, in one embodiment, switch unit includes switching tube 221, at this point, reducing the circuit of the bit error rate also
Including adjusting unit 240, it is connected between signal strength detection unit 210 and switching tube 221, the width for adjusting strength signal
Value, so that switching tube 221 is connected in the strength signal adjusted enough.
According to the turn-on deadline characteristic curve of switching tube 221, when the amplitude of strength signal reaches unlatching thresholding, switching tube
221 can be switched on, and as the amplitude of strength signal is increasing, the conducting degree of switching tube 221 is further obvious.Base
In this, the amplitude of strength signal is adjusted by adjusting unit 230, the conducting degree of switching tube 221 also can be correspondingly
It adjusts.
More preferably, adjusting unit 240 includes in-phase amplifier, the input terminal and signal strength detection unit of in-phase amplifier
210 are connected, and output end is connected with switching tube 221.
As described above, the RSSI for receiving signal is higher, the amplitude of strength signal is bigger；The gain amplifier of in-phase amplifier is got over
Greatly, the amplitude of strength signal is bigger；Then the conducting of switching tube 221 is more thorough, is got over by dredging to the power of the reception signal of ground terminal
Greatly, i.e., the attenuating for receiving signal by force is more obvious, so that the circuit of the reduction bit error rate of the invention being capable of regulating switch
The conducting degree of pipe 221, and continuously adjustable attenuation can be carried out according to the strong and weak of signal is received, there is no use upper limitation
Property, amplifier and closing amplifier two states are opened so as to avoid only existing in the prior art, it can not be according to reception signal
Power the problem of continuously being adjusted.
Fig. 5 is the basic circuit diagram of the circuit of the reduction bit error rate of a specific embodiment, with the circuit connection in intercom
Receiving port RX and frequency mixer MIX input terminal between, explained in detail now in conjunction with working principle of the Fig. 5 to the circuit
It is as follows.
The reception signal that first capacitor C643 is coupled to receive port RX obtains input signal, which passes through triode
Q1006 amplification output is generated and is carried out at peak detection to input signal by the cooperation of the second capacitor C645 to diode D604
Obtained strength signal is managed, this completes the detection process of signal strength.
The strength signal is transmitted to the input terminal of in-phase amplifier U701 via inductance L616, amplifies gain process,
Finally, being transmitted to diode 220 through the output end of in-phase amplifier U701 by the strength signal that gain amplifier is handled.
If the RSSI for receiving signal is lower, the peak value of input signal is smaller, at this point, this is by the strong of gain amplifier processing
Degree signal is not enough to conducting diode 220, and the receiving path of intercom works normally, and does not carry out any decaying to reception signal.
If receiving the RSSI higher of signal, the peak value of input signal is larger, will be more than threshold value, at this point, this is by amplification
The strength signal of gain process can conducting diode 220, receiving the Partial Power of signal will be dredged by the diode 220 of conducting
It is directed at ground terminal 230, the rest part power for receiving signal is then continued to be transmitted to frequency mixer MIX's by the receiving path of intercom
Input terminal, to reach the strong decaying purpose for receiving signal.
As the RSSI for receiving signal gradually rises, the conducting of diode 220 will be more thorough, the strong decaying effect for receiving signal
Fruit is all the more obvious, as shown in table 1 below.When the intensity for receiving signal is more than -15dBm, band-pass gain is begun to decline, and with connecing
When the intensity of the collection of letters number increases, band-pass gain declines to be more obvious.
It should be noted that band-pass gain reflection is the power magnitude for receiving signal and improving in intercom, it is general next
Say, the band-pass gain of intercom be it is fixed, since the circuit of the reduction bit error rate of the invention declines to the strong signal that receives
Subtract, it is therefore provided that band-pass gain also correspondingly declines.Therefore, the decline of band-pass gain can be to reflect strong reception signal
Attenuating.
Table 1
| Received signal strength/dBm | Band-pass gain/dB of the invention is not used | Use band-pass gain/dB of the invention |
| -80 | 11.3 | 11.2 |
| -25 | 11.3 | 11.1 |
| -20 | 11.3 | 11.1 |
| -15 | 11.3 | 10.5 |
| -13 | 11.3 | 9.5 |
| -10 | 11.3 | 6.8 |
| -5 | 11.3 | -9.2 |
| 0 | 11.3 | -25 |
| 5 | 11.3 | -30.8 |
The bit error rate of intercom when table 2 is different received signal strengths.As shown in table 2 below, reduction of the invention is not used
When the circuit of the bit error rate, when the intensity for receiving signal is more than -8dBm, the bit error rate starts to deteriorate, and has used drop of the invention
The circuit of low error rate, when the intensity of reception signal is when -113dBm is between 30dBm, the bit error rate is always 0%, to make
The dynamic range for obtaining intercom improves at least 38dBm.
Table 2
| Received signal strength/dBm | The bit error rate of the invention is not used | Use the bit error rate of the invention |
| -113 | 0% | 0% |
| -110 | 0% | 0% |
| -100 | 0% | 0% |
| -80 | 0% | 0% |
| -50 | 0% | 0% |
| -20 | 0% | 0% |
| -10 | 0% | 0% |
| -8 | 0.05% | 0% |
| -5 | 0.20% | 0% |
| 0 | 0.80% | 0% |
| 5 | 2.00% | 0% |
| 10 | 2.80% | 0% |
| 20 | 2.20% | 0% |
| 30 | 2.20% | 0% |
In this specific embodiment, effect of remaining component not being illustrated played in circuit is and the prior art
In common usual effect it is consistent, this is no longer going to repeat them.For example, the reverse input end of in-phase amplifier passes through electricity in circuit
Resistance R616 is connected with ground terminal GND, so that non-inverting input terminal and the same phase of output end.
Above content, only presently preferred embodiments of the present invention, are not intended to limit embodiment of the present invention, and this field is general
Logical technical staff's central scope according to the present invention and spirit can very easily carry out corresponding flexible or modification, therefore originally
The protection scope of invention should be subject to protection scope required by claims.
Claims (9)
1. a kind of circuit for reducing the bit error rate characterized by comprising signal strength detection unit dredges unit, wherein
The signal strength detection unit generates strength signal, the input for carrying out signal strength detection to input signal
Signal is obtained by the receiving port acquisition reception signal of intercom；
The unit of dredging includes switching tube；
When the amplitude not up to unlatching thresholding of the strength signal, then controls the switching tube and keep cut-off, so that in intercom
The reception signal of amplifier output is without decaying；
When the amplitude of the strength signal is enhanced to the unlatching thresholding, then the switching tube conducting is controlled, so that in intercom
The reception signal of amplifier output starts to decay；
As the amplitude of the strength signal gradually increases, the conducting degree of the switching tube is more thorough, so that putting in intercom
The attenuating of the reception signal of big device output is more obvious.
2. circuit as described in claim 1, which is characterized in that the circuit further includes adjusting unit, is connected to the signal
Between intensity detection unit and the switching tube, for adjusting the amplitude of the strength signal, so that the strength signal foot adjusted
The switching tube is enough connected.
3. circuit as claimed in claim 2, which is characterized in that the adjusting unit includes in-phase amplifier, described mutually to put together
The input terminal of big device is connected with the signal strength detection unit, and output end is connected with the switching tube.
4. circuit as described in claim 1, which is characterized in that the signal strength detection unit includes coupling circuit and peak value
Detecting circuit；The coupling circuit are connected with the receiving port of the intercom, for coupling the reception signal of the receiving port
Obtain the input signal；The peak-detector circuit is connected with unit is dredged, and the peak value for detecting the input signal is made
It exports for strength signal to described and dredges unit.
5. circuit as claimed in claim 4, which is characterized in that the signal strength detection unit further includes amplifying circuit, even
It is connected between the coupling circuit and peak-detector circuit, for amplifying the input signal.
6. circuit as claimed in claim 5, which is characterized in that the amplifying circuit includes triode, the base of the triode
Pole is connected to the coupling circuit, and collector is connected with the peak-detector circuit, and emitter is connected to ground terminal.
7. circuit as claimed in claim 5, which is characterized in that the coupling circuit include first capacitor, the first capacitor
One end be connected with the receiving port of the intercom, the other end is connected with the amplifying circuit.
8. circuit as claimed in claim 4, which is characterized in that the peak-detector circuit include diode, the second capacitor and
Inductance, the diode be connected to the coupling circuit and it is described dredge between unit, second capacitance connection is in described two
Between the cathode and ground terminal of pole pipe, the inductance connection is between the anode and ground terminal of the diode.
9. a kind of intercom, including receiving port, which is characterized in that further include that reduction as described in any of the claims 1 to 8 misses
The circuit of code rate, the circuit are connected with receiving port.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610352958.6A CN105812012B (en) | 2016-05-25 | 2016-05-25 | Intercom and the circuit for reducing its bit error rate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610352958.6A CN105812012B (en) | 2016-05-25 | 2016-05-25 | Intercom and the circuit for reducing its bit error rate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105812012A CN105812012A (en) | 2016-07-27 |
| CN105812012B true CN105812012B (en) | 2019-09-06 |
Family
ID=56451873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610352958.6A Active CN105812012B (en) | 2016-05-25 | 2016-05-25 | Intercom and the circuit for reducing its bit error rate |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105812012B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114138699B (en) * | 2021-11-01 | 2024-03-26 | 珠海格力电器股份有限公司 | Serial communication processing method, device, equipment, control system and storage medium |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1268816A (en) * | 1999-03-29 | 2000-10-04 | 松下电器产业株式会社 | Radio receiver, radio receiving method and recording medium |
| CN200944586Y (en) * | 2006-04-14 | 2007-09-05 | 中兴通讯股份有限公司 | Device for improving dynamic range of receiver |
| CN101060346A (en) * | 2006-04-20 | 2007-10-24 | 中兴通讯股份有限公司 | A device and method for improving the dynamic range of receiver |
| CN101459446A (en) * | 2007-12-11 | 2009-06-17 | 中兴通讯股份有限公司 | Apparatus for enhancing dynamic range of receiver |
| CN102545949A (en) * | 2011-09-28 | 2012-07-04 | 嘉兴联星微电子有限公司 | Radio frequency amplitude keying demodulation circuit with large input dynamic range |
| CN104579407A (en) * | 2013-10-28 | 2015-04-29 | 深圳富泰宏精密工业有限公司 | Wireless communication device |
-
2016
- 2016-05-25 CN CN201610352958.6A patent/CN105812012B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1268816A (en) * | 1999-03-29 | 2000-10-04 | 松下电器产业株式会社 | Radio receiver, radio receiving method and recording medium |
| CN200944586Y (en) * | 2006-04-14 | 2007-09-05 | 中兴通讯股份有限公司 | Device for improving dynamic range of receiver |
| CN101060346A (en) * | 2006-04-20 | 2007-10-24 | 中兴通讯股份有限公司 | A device and method for improving the dynamic range of receiver |
| CN101459446A (en) * | 2007-12-11 | 2009-06-17 | 中兴通讯股份有限公司 | Apparatus for enhancing dynamic range of receiver |
| CN102545949A (en) * | 2011-09-28 | 2012-07-04 | 嘉兴联星微电子有限公司 | Radio frequency amplitude keying demodulation circuit with large input dynamic range |
| CN104579407A (en) * | 2013-10-28 | 2015-04-29 | 深圳富泰宏精密工业有限公司 | Wireless communication device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105812012A (en) | 2016-07-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101477147B (en) | Circuit for detecting radio frequency power | |
| CN109787566A (en) | A kind of infrared signal amplifying circuit, processing circuit and infrared touch panel | |
| CN105812012B (en) | Intercom and the circuit for reducing its bit error rate | |
| CN114362299A (en) | Coil current demodulation method and circuit based on wireless charging transmitting terminal | |
| CN104167991B (en) | Variable gain low-noise amplifying circuit and its variable gain method and receiver | |
| CN203772930U (en) | Weak current signal detection system | |
| CN102186132A (en) | Digital squelch method | |
| CN103728496A (en) | Antenna tuner impedance detection method based on phase detection | |
| CN202818545U (en) | Wireless microphone | |
| CN109120289B (en) | Short-wave radio frequency front-end processing module and method | |
| CN204089741U (en) | A kind of WiFi signal amplifier based on automatic gain control | |
| CN208479603U (en) | A kind of radio-frequency transmitter with raising circuit dynamic range functions | |
| CN203368408U (en) | Power detecting assembly used for large-power microwave amplifier | |
| CN101459446A (en) | Apparatus for enhancing dynamic range of receiver | |
| CN106033972B (en) | A kind of electronic equipment | |
| CN102323568A (en) | Radar responding device | |
| CN209881753U (en) | Safe power supply for main magnetic pole of electron accelerator | |
| CN205945663U (en) | High -power clipper -limiter of microwave continuous wave | |
| CN111541427B (en) | Power calibration method, early warning device and system | |
| CN101640546B (en) | RFID reader receiving analog baseband circuit | |
| CN204168248U (en) | A kind of amplifier carrying detection | |
| CN204886972U (en) | Take radio frequency to detect optical fiber amplifier of function | |
| CN219514068U (en) | Receiving front-end large signal protection circuit | |
| CN106712734B (en) | Automatic gain control equipment | |
| CN101718538B (en) | Signal receiving and amplifying device of electromagnetic ultrasonic thickness measuring instrument |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |