CN105807508A - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN105807508A CN105807508A CN201610379544.2A CN201610379544A CN105807508A CN 105807508 A CN105807508 A CN 105807508A CN 201610379544 A CN201610379544 A CN 201610379544A CN 105807508 A CN105807508 A CN 105807508A
- Authority
- CN
- China
- Prior art keywords
- chock insulator
- insulator matter
- row
- mixing
- main
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1339—Gaskets; Spacers; Sealing of cells
- G02F1/13394—Gaskets; Spacers; Sealing of cells spacers regularly patterned on the cell subtrate, e.g. walls, pillars
Abstract
The invention discloses a display panel and a display device and relates to the technical field of liquid crystal display, aiming to increase aperture ratio of the display panel and weaken influence on color temperature.The display panel comprises a color-film substrate and a spacer array corresponding to a black matrix and a color pixel array in the color-film substrate.An arrangement structure of the spacer array in the line direction of the black matrix comprises X lines of spacers in mixed arrangement, m lines of single-row spacers are arranged between every two adjacent spacers in mixed arrangement, every line of spacers in mixed arrangement includes a main spacers, n auxiliary spacers are arranged between every two adjacent main spacers, and every line of single-row spacers includes z auxiliary spacers.The display device comprises the display panel.The display panel is used in the display device.
Description
Technical field
The present invention relates to technical field of liquid crystal display, particularly relate to a kind of display floater and display device.
Background technology
Liquid crystal panel generally comprises thin-film transistor array base-plate and color membrane substrates, and it is located at the liquid crystal layer between thin-film transistor array base-plate and color membrane substrates, and, in order to support thin-film transistor array base-plate and color membrane substrates, so that having certain distance between thin-film transistor array base-plate and color membrane substrates, it is prevented that bubble occurs in the liquid crystal layer of display floater；At liquid crystal panel when making, generally between thin-film transistor array base-plate and color membrane substrates and the position distribution chock insulator matter corresponding with black matrix, then by thin-film transistor array base-plate and color membrane substrates to box, frame can be sealed, injects liquid crystal, make liquid crystal panel.
And according to the size of chock insulator matter in liquid crystal panel, chock insulator matter can be divided into main chock insulator matter and time chock insulator matter, and the maximum gauge of main chock insulator matter is more than the maximum gauge of secondary chock insulator matter；Wherein, main chock insulator matter plays main supporting role, and secondary chock insulator matter plays the supporting role of auxiliary.Owing to the maximum gauge of main chock insulator matter is more than the maximum gauge of secondary chock insulator matter, therefore, in color membrane substrates, black matrix is relatively wide with main chock insulator matter corresponding part, when being just avoided that thin-film transistor array base-plate and color membrane substrates to box, there is to offset the problem of the display effect difference of the display floater caused in main chock insulator matter, but this also makes the sub-pixel aperture opening ratio of relevant position in color membrane substrates reduce.
In order to solve the problems referred to above, existing method is that main chock insulator matter is distributed in black matrix and blue subpixels correspondence position, and widens black matrix and blue subpixels correspondence position；This is because blue subpixels is smaller to the contribution of the aperture opening ratio of display floater, black matrix and blue subpixels correspondence position being widened, the contribution of display floater aperture opening ratio is not had large effect by this blue subpixels；But each blue subpixels in display floater 31 and each main chock insulator matter 11 are relation (as shown in Figure 1) one to one, the main chock insulator matter making thin-film transistor array base-plate or color membrane substrates surface distributed is relatively more, the integral finish rate causing blue subpixels in color membrane substrates reduces, thus the aperture opening ratio of display floater be there occurs bigger reduction, and, owing to the integral finish rate of blue subpixels all in color membrane substrates reduces, the colour temperature of display floater is also made to be affected.
Summary of the invention
It is an object of the invention to provide a kind of display floater and display device, to reduce the main chock insulator matter quantity used in display floater, thus improving the aperture opening ratio of display floater, and reducing the impact of the colour temperature on display floater.
To achieve these goals, the present invention provides following technical scheme:
A kind of display floater, including color membrane substrates and the chock insulator matter array corresponding with the black matrix in color membrane substrates and colorful array of pixels, in described chock insulator matter array, the maximum gauge of main chock insulator matter is more than the maximum gauge of secondary chock insulator matter, described chock insulator matter array includes X row mixing chock insulator matter at the arrangement of the line direction of black matrix, has the single chock insulator matter of m row between adjacent rows mixing chock insulator matter；Wherein, m >=1；
Each row mixing chock insulator matter includes a main chock insulator matter, n time chock insulator matter of arranging between adjacent two main chock insulator matters；The single chock insulator matter of each row includes z time chock insulator matter, n >=4, and z is equal to main chock insulator matter in each row mixing chock insulator matter and time chock insulator matter quantity sum.
Preferably, described chock insulator matter array includes Y row mixing chock insulator matter at the arrangement of the column direction of black matrix, has k list row's chock insulator matter between adjacent two row mixing chock insulator matters；
Mixing chock insulator matter described in each column includes b main chock insulator matter, r time chock insulator matter of arranging between adjacent two main chock insulator matters；The single chock insulator matter of each column includes q time chock insulator matter；Wherein, q is equal to main chock insulator matter in each column mixing chock insulator matter and time chock insulator matter quantity sum, and b, q, r are all higher than 0.
It is also preferred that the left described chock insulator matter array in the structure of the same column direction of black matrix is: the 1st to walk to the chock insulator matter type of X row mixing chock insulator matter identical；Described chock insulator matter array in the structure of the same line direction of black matrix is: the 1st row are identical to the chock insulator matter type of Y row mixing chock insulator matter.
It is also preferred that the left X=b, Y=a, k=n, r=m.
It is also preferred that the left described chock insulator matter array in the structure of the same column direction of black matrix is: the chock insulator matter type of the i-th row mixing chock insulator matter is different from the chock insulator matter type of i+1 row mixing chock insulator matter；Described chock insulator matter array includes in the structure of the same line direction of black matrix: the chock insulator matter type of t row mixing chock insulator matter is different from the chock insulator matter type of t+1 row mixing chock insulator matter.
It is also preferred that the left Y=2a-1, r=2m+1；
When X is odd number, the 1st row chock insulator matter type with string mixing chock insulator matter is main chock insulator matter, then in same string mixing chock insulator matter, and X=2b-1；
When X is odd number, be time chock insulator matter with the 1st row chock insulator matter type of string mixing chock insulator matter, then in same string mixing chock insulator matter, X=2b+1；
When X is even number, the 1st row chock insulator matter type with string mixing chock insulator matter is main chock insulator matter or secondary chock insulator matter, then in same string mixing chock insulator matter, and X=2b.
Further, when described k list row's chock insulator matter is positioned at s row mixing chock insulator matter and s+1 row mixing chock insulator matter, k=α, when described k list row's chock insulator matter is between s+1 row mixing chock insulator matter and s+2 row mixing chock insulator matter, k=β；Wherein, alpha+beta=n-1.
Preferably, described m >=5, n >=48.
Preferably, described chock insulator matter array includes at least main chock insulator matter of M class；The sub-pixel colors that main chock insulator matter of all categories is corresponding from colorful array of pixels is different.
It is also preferred that the left in each row color pixel cells of described colorful array of pixels, all sub-pixels arrange according to the sequential loop of red sub-pixel, green sub-pixels and blue subpixels, M=3；Or,
All sub-pixels arrange according to the sequential loop of red sub-pixel, blue subpixels and green sub-pixels, M=3；Or,
All sub-pixels arrange according to the sequential loop of grid green sub-pixels, blue subpixels, red sub-pixel, M=3；Or,
All sub-pixels arrange according to the sequential loop of red sub-pixel, green sub-pixels, blue subpixels and white sub-pixels, M=4.
Preferably, described black matrix and the width of the main chock insulator matter correspondence position width more than described black matrix with secondary chock insulator matter correspondence position.
Preferably, the described main chock insulator matter edge minimum range at the edge of the orthographic projection of black matrix to corresponding sub-pixel is d1, described chock insulator matter edge minimum range at the edge of the orthographic projection of black matrix to corresponding sub-pixel is d2, wherein, d1=30 μm, d2=18 μm-22 μm.
The present invention also provides for a kind of display device, including display floater described in technique scheme.
Compared with prior art, the having the beneficial effect that of display floater provided by the invention:
In display floater provided by the invention, chock insulator matter array has at least 1 single chock insulator matter of row between the line direction of black matrix, adjacent rows mixing chock insulator matter；Each row mixing chock insulator matter includes a main chock insulator matter, arrange between adjacent two main chock insulator matters at least 4 time chock insulator matters, and in existing chock insulator matter array, each row chock insulator matter is mixing chock insulator matter, in each row chock insulator matter, the secondary chock insulator matter between adjacent two main chock insulator matters is generally 2-3；So if the quantity of each row chock insulator matter is certain, in display floater provided by the invention, the main chock insulator matter contained by each row mixing chock insulator matter of chock insulator matter array reduces relatively, and the quantity of secondary chock insulator matter increases relatively, namely chock insulator matter array main chock insulator matter quantity in the row direction is relatively fewer；And, in the chock insulator matter array of prior art, each row chock insulator matter is mixing chock insulator matter, and in display floater provided by the invention, although chock insulator matter array includes X row mixing chock insulator matter at the arrangement of the line direction of black matrix, but being additionally provided with the single chock insulator matter of at least 1 row between adjacent rows mixing chock insulator matter, and this single chock insulator matter is several times chock insulator matter, this makes chock insulator matter array main chock insulator matter quantity in a column direction relatively reduce equally；Visible, in display floater provided by the invention, main chock insulator matter in chock insulator matter array reduces from line direction and column direction simultaneously, reduce the percentage ratio needing to increase width regions in black matrix, thus decreasing the impact on blue subpixels integral finish rate of the main chock insulator matter, the aperture opening ratio making display floater is relatively large, and improves colour temperature.
Additionally, in the chock insulator matter array of display floater provided by the invention, as long as adjacent two main chock insulator matters are be more than or equal to 4 in each row mixing chock insulator matter, without being particularly limited to, the color of the color sub-pixel that the main chock insulator matter in this row mixing chock insulator matter is corresponding is so made to be provided with uncertainty；In other words, the main chock insulator matter in this row mixing chock insulator matter can be corresponding with the sub-pixel of any color, thus further reduces the main chock insulator matter corresponding with blue subpixels, thus improving colour temperature.
Accompanying drawing explanation
Accompanying drawing described herein is used for providing a further understanding of the present invention, constitutes the part of the present invention, and the schematic description and description of the present invention is used for explaining the present invention, is not intended that inappropriate limitation of the present invention.In the accompanying drawings:
Fig. 1 is the correspondence position schematic diagram of chock insulator matter array and colorful array of pixels in prior art；
The correspondence position schematic diagram of the first chock insulator matter array and colorful array of pixels in the display floater that Fig. 2 provides for the embodiment of the present invention；
The correspondence position schematic diagram of the second chock insulator matter array and colorful array of pixels in the display floater that Fig. 3 provides for the embodiment of the present invention；
Fig. 4 is that in the embodiment of the present invention, the second chock insulator matter array is arrangement schematic diagram during odd number in the quantity of first kind chock insulator matter row 101；
The second chock insulator matter array that Fig. 5 provides for the embodiment of the present invention is arrangement schematic diagram during even number in the quantity of first kind chock insulator matter row 101；
Fig. 6 be main chock insulator matter and time chock insulator matter respectively with the location diagram of corresponding colour element；
Accompanying drawing labelling:
1-chock insulator matter, the main chock insulator matter of 11-；
12-chock insulator matter, 101-first kind chock insulator matter row；
102-Equations of The Second Kind chock insulator matter row, 201-first kind chock insulator matter arranges；
202-Equations of The Second Kind chock insulator matter arranges；
3-color pixel cells, 31-blue subpixels；
32-green sub-pixels, 33-red sub-pixel.
Detailed description of the invention
In order to further illustrate display floater and the display device that the embodiment of the present invention provides, it is described in detail below in conjunction with Figure of description.
Refer to Fig. 2 and Fig. 3, the display floater that the embodiment of the present invention provides includes: include color membrane substrates and the chock insulator matter array corresponding with the black matrix in color membrane substrates and colorful array of pixels, in chock insulator matter array, chock insulator matter 1 is divided into main chock insulator matter 11 and time chock insulator matter 12, wherein the maximum gauge of main chock insulator matter 11 is more than the maximum gauge of secondary chock insulator matter 12, chock insulator matter array includes the mixing chock insulator matter as first kind chock insulator matter row 101 on the line direction of black matrix, and the single chock insulator matter as Equations of The Second Kind chock insulator matter row 102, concrete, chock insulator matter array includes X row mixing chock insulator matter at the arrangement of the line direction of black matrix, there is between adjacent rows mixing chock insulator matter the single chock insulator matter of m row；Wherein, m >=1；
Each row mixing chock insulator matter includes a main chock insulator matter 11, n time chock insulator matter 12 of arranging between adjacent two main chock insulator matters 11；The single chock insulator matter of each row includes z time chock insulator matter；Wherein, z equal in each row mixing chock insulator matter main chock insulator matter 11 and time chock insulator matter 12 quantity sum, n >=4.
Referring to Fig. 1, existing chock insulator matter array includes the multirow mixing chock insulator matter corresponding with colorful array of pixels and black matrix, and each row chock insulator matter includes the main chock insulator matter 11 corresponding with blue subpixels and the secondary chock insulator matter 12 corresponding with other color sub-pixels.
By contrasting the chock insulator matter array in the display floater that chock insulator matter array of the prior art and above-described embodiment provide, in the display floater that the present embodiment provides, chock insulator matter array has at least 1 single chock insulator matter of row between the line direction of black matrix, adjacent rows mixing chock insulator matter；Each row mixing chock insulator matter includes a main chock insulator matter, arrange between adjacent two main chock insulator matters at least 4 time chock insulator matters, and in existing chock insulator matter array, each row chock insulator matter is mixing chock insulator matter, in each row chock insulator matter, the secondary chock insulator matter 12 between adjacent two main chock insulator matters 11 is generally 2-3；So if the quantity of each row chock insulator matter is certain, in the display floater that the present embodiment provides, the main chock insulator matter 11 contained by each row mixing chock insulator matter of chock insulator matter array reduces relatively, and the quantity of secondary chock insulator matter 12 increases relatively, namely chock insulator matter array main chock insulator matter 11 quantity in the row direction is relatively fewer；And, in the chock insulator matter array of prior art, each row chock insulator matter is mixing chock insulator matter, and in the display floater that the present embodiment provides, although chock insulator matter array includes X row mixing chock insulator matter at the arrangement of the line direction of black matrix, but being additionally provided with the single chock insulator matter of at least 1 row between adjacent rows mixing chock insulator matter, and this single chock insulator matter is some (z) secondary chock insulator matter, this makes chock insulator matter array main chock insulator matter 11 quantity in a column direction relatively reduce equally；Visible, in the display floater that the present embodiment provides, main chock insulator matter 11 in chock insulator matter array reduces from line direction and column direction simultaneously, this reduces the percentage ratio needing to increase width regions in black matrix, thus decreasing the impact on blue subpixels integral finish rate of the main chock insulator matter 11, the aperture opening ratio making display floater is relatively large, and improves colour temperature.
Additionally, in the chock insulator matter array of the display floater that the present embodiment provides, as long as adjacent two main chock insulator matters 11 are be more than or equal to 4 in each row mixing chock insulator matter, without being particularly limited to, the color of the color sub-pixel of main chock insulator matter 11 correspondence in this row mixing chock insulator matter is so made to be provided with uncertainty；In other words, the main chock insulator matter 11 in this row mixing chock insulator matter can be corresponding with the sub-pixel of any color, thus further reduces the main chock insulator matter corresponding with blue subpixels, thus improving colour temperature.
It should be noted that in above-described embodiment, m is preferably greater than equal to 5, n is preferably greater than equal to 48, the results showed, under this quantity limits, the minimum number of main chock insulator matter 12, and the main support effect of main chock insulator matter 12 can be given full play to, thus preventing outlet bubble in liquid crystal further；It is further preferred that m=5, n=48.
It should be noted that the chock insulator matter array in above-described embodiment is by reducing main chock insulator matter quantity, increase time chock insulator matter quantity, it is possible to increase display floater aperture opening ratio；And display floater aperture opening ratio increase can improve colour temperature, this is because pixel aperture ratio increases can improve test spectral intensity, and between test spectral intensity and chromaticity coordinates, there is certain transformational relation so that chromaticity coordinates increases, when chromaticity coordinates increases, colour temperature is just improved；Concrete reason is as follows:
Colour temperature formula is: CCT=437 × N3+3601×N2+6831×N+5517；
And N=(x-0.3320)/(0.1858-y), x, y are chromaticity coordinates, x=X/X+Y+Z, y=Y/X+Y+Z
Wherein, P (λ): testing light source spectrum, R (λ): color film spectrum,Color matching function.
Refer to Fig. 2 and Fig. 3, chock insulator matter array in above-described embodiment can also describe arrangement from the column direction of black matrix, chock insulator matter array includes the mixing chock insulator matter as first kind chock insulator matter row 201 on the line direction of black matrix, and the single chock insulator matter as Equations of The Second Kind chock insulator matter row 202, namely chock insulator matter array includes Y row mixing chock insulator matter at the arrangement of the column direction of black matrix, has k list row's chock insulator matter between adjacent two row mixing chock insulator matters；Mixing chock insulator matter described in each column includes b main chock insulator matter 11, r time chock insulator matter 12 of arranging between adjacent two main chock insulator matters；The single chock insulator matter of each column includes q time chock insulator matter 12；Wherein, q is main chock insulator matter 11 and time chock insulator matter 12 quantity sum equal in each column mixing chock insulator matter, and b, q, r are all higher than 0；As for the relation of Y, b, r, k and X, a, n, m, then it is relevant at the Structural assignments of the same line direction of black matrix with the chock insulator matter array structure at the same column direction of black matrix and chock insulator matter array.
Provide the detailed description of two kinds of chock insulator matter arrays below in conjunction with Fig. 2-Fig. 5, but simply illustrate, and be in that to limit.
One, Fig. 2 illustrates the first chock insulator matter array: chock insulator matter array is that the 1st to walk to the chock insulator matter type of X row mixing chock insulator matter identical in the structure of the same column direction of black matrix；And, the first chock insulator matter array in the structure of the same line direction of black matrix is: the 1st row are identical to the chock insulator matter type of Y row mixing chock insulator matter, and this chock insulator matter type can be main chock insulator matter or secondary chock insulator matter.
Exemplary, the first chock insulator matter array structure in the first row direction of black matrix is: the 1st row mixing chock insulator matter, and the 2nd row mixing chock insulator matter is until X row mixing chock insulator matter is main chock insulator matter 11；It is: the 1st row mixing chock insulator matter that the 2nd row mixing chock insulator matter is until X row mixing chock insulator matter is time chock insulator matter 12 in the first chock insulator matter array structure in the secondary series direction of black matrix.
Exemplary, the first chock insulator matter array structure in the first row direction of black matrix is: the 1st row mixing chock insulator matter, the 2nd row mixing chock insulator matter are until Y row chock insulator matter is main chock insulator matter 11；The first chock insulator matter array in the structure of the second line direction of black matrix is: the 1st row mixing chock insulator matter, the 2nd row mixing chock insulator matter are until Y row chock insulator matter is time chock insulator matter 12.
By above-mentioned analysis, in the first chock insulator matter array, it is no matter that main chock insulator matter arrangement mode therein is all linearly arranged according to chock insulator matter type at the same line direction of black matrix or same column direction, therefore, the first chock insulator matter array is also called linear rows cloth array；Under the linear rows cloth array of this rule, the relation of Y, b, r, k and X, a, m, n can be expressed as: X=b, Y=a, k=n, r=m.
Two, Fig. 3 illustrates that the second chock insulator matter array in the structure of the same column direction of black matrix is: the chock insulator matter type of the i-th row mixing chock insulator matter is different from the chock insulator matter type of i+1 row mixing chock insulator matter；Chock insulator matter array includes in the structure of the same line direction of black matrix: the chock insulator matter type of t row mixing chock insulator matter is different from the chock insulator matter type of t+1 row mixing chock insulator matter.
Exemplary, the first chock insulator matter array structure in the first row direction of black matrix is: the chock insulator matter type of the 1st row mixing chock insulator matter is main chock insulator matter 11, and the chock insulator matter type of the 2nd main chock insulator matter of row is time chock insulator matter 12；The chock insulator matter type of the 3rd main chock insulator matter of row is main chock insulator matter 11 (Fig. 3 is not shown), the 4th main chock insulator matter type of row is time chock insulator matter 12 (Fig. 4 is for illustrating), such parity rows is alternately, until X row mixing chock insulator matter, chock insulator matter type as X row mixing chock insulator matter is then determined by X behavior odd-numbered line or even number line, if the main chock insulator matter 11 of odd number behavior, if even number line is then time chock insulator matter 12..
Exemplary, the first chock insulator matter array structure in the first row direction of black matrix is: the chock insulator matter type of the 1st row mixing chock insulator matter is main chock insulator matter, the chock insulator matter type of the 2nd row mixing chock insulator matter is time chock insulator matter, the chock insulator matter type of the 3rd row mixing chock insulator matter is main chock insulator matter, the chock insulator matter type of the 4th row mixing chock insulator matter is time chock insulator matter (Fig. 3 is not shown), such parity column is alternately, until Y row mixing chock insulator matter, chock insulator matter type as Y row mixing chock insulator matter is then be classified as odd column or even column decision by Y, if odd column is then main chock insulator matter 11, if even column is then time chock insulator matter 12.
By above-mentioned analysis, no matter it is the first chock insulator matter array structure at the same line direction of black matrix or the structure of same column direction, the arrangement mode of chock insulator matter is all that the mode occurred according to same chock insulator matter type interval is arranged, and the arrangement mode of this similar mosaic is also called mosaic arrangement array.Arranging under array at mosaic, the relation of Y, b, r and X, a, m, n can be expressed as: Y=2a-1, r=2m+1, X=2b, X=2b+1, X=2b-1；And X=2b, X=2b+1 or X=2b-1, then it is the parity according to X and with in string mixing chock insulator matter, the type decided of the first row chock insulator matter.
Such as: as shown in Figure 4, when X is odd number, be main chock insulator matter 11 with the first row chock insulator matter type in string mixing chock insulator matter, then in same string mixing chock insulator matter, X=2b-1.
As shown in Figure 4, when X is odd number, be time chock insulator matter 12 with the first row chock insulator matter type in string mixing chock insulator matter, then in same string mixing chock insulator matter, X=2b+1.
As it is shown in figure 5, when X is even number, be main chock insulator matter 11 with the first row chock insulator matter type in string mixing chock insulator matter, then in same string mixing chock insulator matter, X=2b.
As it is shown in figure 5, when X is even number, be time chock insulator matter 12 with the first row chock insulator matter type in string mixing chock insulator matter, then in same string mixing chock insulator matter, X=2b.
Relation as n and k is then more complicated, and it needs in conjunction with accompanying drawing labor；As can be seen from Figure 3, the quantity of the single chock insulator matter between adjacent two row mixing chock insulator matters is also distribution in compartment, and there is α list row's chock insulator matter (when namely k list row chock insulator matter is positioned at s row mixing chock insulator matter and s+1 row mixing chock insulator matter between s row mixing chock insulator matter and s+1 row mixing chock insulator matter, k=α), there is β list row's chock insulator matter (when namely k list row chock insulator matter is between s+1 row mixing chock insulator matter and s+2 row mixing chock insulator matter between s+1 row mixing chock insulator matter and s+2 row mixing chock insulator matter, k=β), and alpha+beta=n-1.The size of α and β be then the main chock insulator matter according to adjacent rows mixing chock insulator matter stagger size determine, staggering herein refers to: arrange under array at mosaic, the main chock insulator matter of adjacent rows is at the chock insulator matter (position relationship under linear rows cloth array) of the same column direction correspondence originally of black matrix, and stagger certain columns.Can be staggered 1 row, 2 row, 3 row or more multiple rows, and the columns that staggers shown in Fig. 3 is 3 row, but considers the reason of stability of strutting system, and the columns that staggers not can exceed that n arranges, and otherwise can overlap at column direction with next column mixing chock insulator matter position.
Exemplary, from fig. 4, it can be seen that as X=5, a=4, n=4, m=2, during z=16, stagger 1 row time, α=0, β=3, alpha+beta=n-1=3；Y=2a-1=7, r=2m+1=5, q=13, X=2b-1 (during odd column, b=3) or X=2b+1 (during even column, b=2)；From fig. 5, it can be seen that work as X=4, a=4, n=4, m=2, during z=16, α=0, β=3, alpha+beta=n-1=3；Y=2a-1=7, r=2m+1=5, q=10, X=2b (odd column and even column b are equal to 2).
It should be noted that, linear rows cloth array in above-described embodiment, it is no matter that main chock insulator matter 11 arrangement mode therein is all linearly arranged according to chock insulator matter type, it is easy to produce display on linear direction bad at the same line direction of black matrix or same column direction；And in mosaic arrangement array, it is at the same line direction of black matrix or same column direction, the arrangement mode of chock insulator matter is all that the mode occurred according to same chock insulator matter type interval is arranged, thus can reduce the generation showing bad problem that linear rows cloth array brings, thus improving display effect.
Additionally, in the chock insulator matter array of above-described embodiment, black matrix and the width of the main chock insulator matter 11 correspondence position width more than black matrix with secondary chock insulator matter correspondence position, so when thin-film transistor array base-plate and color membrane substrates are to box, if main chock insulator matter 11 offsets, can be blocked with matrix by corresponding, without having influence on display effect.And in order to avoid main chock insulator matter 11 that bias effect display effect occurs further, as shown in Figure 6, the main chock insulator matter 11 edge minimum range at the edge of the orthographic projection of black matrix to corresponding sub-pixel is d1, the secondary chock insulator matter 12 edge minimum range at the edge of the orthographic projection of black matrix to corresponding sub-pixel is d2, wherein, d1=30 μm, d2=18 μm-22 μm, under this scope, it is possible to reasonable prevent main chock insulator matter 11 from bias effect display effect occurring, the aperture opening ratio of the sub-pixel corresponding with main chock insulator matter 11 will not be made again because the width of black matrix increases and excessively reduce.
And consider that the chromaticity coordinates of blue light is smaller, if the integral finish rate of blue subpixels is obviously reduced, then the chromaticity coordinates of corresponding blue light can be subject to large effect, therefore, in order to avoid the integral finish rate of blue subpixels, in above-described embodiment, chock insulator matter array includes at least main chock insulator matter of M class；The sub-pixel colors that main chock insulator matter of all categories is corresponding from colorful array of pixels is different.It is described in detail below in conjunction with the compound mode of color pixel cells in several colorful array of pixels.
The first colorful array of pixels: in each row color pixel cells, all sub-pixels arrange according to the sequential loop of red sub-pixel R, green sub-pixels G and blue subpixels B；Under this arrangement mode, chock insulator matter includes the main chock insulator matter of three class (M=3), and the main chock insulator matter of the first kind is corresponding with red sub-pixel, and the main chock insulator matter of Equations of The Second Kind is corresponding with green sub-pixels, and the 3rd main chock insulator matter of class is corresponding with blue subpixels.
The second colorful array of pixels: in each row color pixel cells, all sub-pixels arrange according to the sequential loop of red sub-pixel, blue subpixels and green sub-pixels；Under this arrangement mode, chock insulator matter includes the main chock insulator matter of three class (M=3), and the main chock insulator matter of the first kind is corresponding with red sub-pixel, and the main chock insulator matter of Equations of The Second Kind is corresponding with green sub-pixels, and the 3rd main chock insulator matter of class is corresponding with blue subpixels.
The third colorful array of pixels: in each row color pixel cells, all sub-pixels arrange according to the sequential loop of grid green sub-pixels, blue subpixels, red sub-pixel；Under this arrangement mode, chock insulator matter includes the main chock insulator matter of three class (M=3), and the main chock insulator matter of the first kind is corresponding with red sub-pixel, and the main chock insulator matter of Equations of The Second Kind is corresponding with green sub-pixels, and the 3rd main chock insulator matter of class is corresponding with blue subpixels.
4th kind of colorful array of pixels: in each row color pixel cells, all sub-pixels arrange according to the sequential loop of red sub-pixel, green sub-pixels, blue subpixels and white sub-pixels.Under this arrangement mode, chock insulator matter includes the main chock insulator matter of four class (M=4), and the main chock insulator matter of the first kind is corresponding with red sub-pixel, and the main chock insulator matter of Equations of The Second Kind is corresponding with green sub-pixels, the 3rd main chock insulator matter of class is corresponding with blue subpixels, and the 4th main chock insulator matter of class is corresponding with white sub-pixels.
The embodiment of the present invention additionally provides a kind of display device, including the display floater that technique scheme is previously mentioned.
Compared with prior art, the beneficial effect of the display device that the embodiment of the present invention provides is identical with the beneficial effect of the display floater that technique scheme proposes, and does not repeat at this.
The display device that above-described embodiment provides can be any product with display function or the parts such as mobile phone, panel computer, television set, display, notebook computer, DPF or navigator.
In the description of above-mentioned embodiment, specific features, structure, material or feature can combine in an appropriate manner in any one or more embodiments or example.
The above; being only the specific embodiment of the present invention, but protection scope of the present invention is not limited thereto, any those familiar with the art is in the technical scope that the invention discloses; change can be readily occurred in or replace, all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with described scope of the claims.
Claims (13)
1. a display floater, including color membrane substrates and the chock insulator matter array corresponding with the black matrix in color membrane substrates and colorful array of pixels, in described chock insulator matter array, the maximum gauge of main chock insulator matter is more than the maximum gauge of secondary chock insulator matter, it is characterized in that, described chock insulator matter array includes X row mixing chock insulator matter at the arrangement of the line direction of black matrix, has the single chock insulator matter of m row between adjacent rows mixing chock insulator matter；Wherein, m >=1；
Each row mixing chock insulator matter includes a main chock insulator matter, n time chock insulator matter of arranging between adjacent two main chock insulator matters, n >=4；The single chock insulator matter of each row includes z time chock insulator matter, and z is equal to main chock insulator matter in each row mixing chock insulator matter and time chock insulator matter quantity sum.
2. display floater according to claim 1, it is characterised in that described chock insulator matter array includes Y row mixing chock insulator matter at the arrangement of the column direction of black matrix, has k list row's chock insulator matter between adjacent two row mixing chock insulator matters；
Mixing chock insulator matter described in each column includes b main chock insulator matter, r time chock insulator matter of arranging between adjacent two main chock insulator matters；The single chock insulator matter of each column includes q time chock insulator matter；Wherein, q is equal to main chock insulator matter in each column mixing chock insulator matter and time chock insulator matter quantity sum, and b, q, r are all higher than 0.
3. display floater according to claim 2, it is characterised in that described chock insulator matter array in the structure of the same column direction of black matrix is: the 1st to walk to the chock insulator matter type of X row mixing chock insulator matter identical；Described chock insulator matter array in the structure of the same line direction of black matrix is: the 1st row are identical to the chock insulator matter type of Y row mixing chock insulator matter.
4. display floater according to claim 2, it is characterised in that X=b, Y=a, k=n, r=m.
5. display floater according to claim 2, it is characterised in that described chock insulator matter array in the structure of the same column direction of black matrix is: the chock insulator matter type of the i-th row mixing chock insulator matter is different from the chock insulator matter type of i+1 row mixing chock insulator matter；Described chock insulator matter array includes in the structure of the same line direction of black matrix: the chock insulator matter type of t row mixing chock insulator matter is different from the chock insulator matter type of t+1 row mixing chock insulator matter.
6. display floater according to claim 2, it is characterised in that Y=2a-1, r=2m+1；
When X is odd number, the 1st row chock insulator matter type with string mixing chock insulator matter is main chock insulator matter, then in same string mixing chock insulator matter, and X=2b-1；
When X is odd number, be time chock insulator matter with the 1st row chock insulator matter type of string mixing chock insulator matter, then in same string mixing chock insulator matter, X=2b+1；
When X is even number, the 1st row chock insulator matter type with string mixing chock insulator matter is main chock insulator matter or secondary chock insulator matter, then in same string mixing chock insulator matter, and X=2b.
7. display floater according to claim 6, it is characterized in that, when described k list row's chock insulator matter is positioned at s row mixing chock insulator matter and s+1 row mixing chock insulator matter, k=α, when described k list row's chock insulator matter is between s+1 row mixing chock insulator matter and s+2 row mixing chock insulator matter, k=β；Wherein, alpha+beta=n-1.
8. the display floater according to any one of claim 1～7, it is characterised in that described m >=5, n >=48.
9. the display floater according to any one of claim 1～7, it is characterised in that described chock insulator matter array includes at least main chock insulator matter of M class；The sub-pixel colors that main chock insulator matter of all categories is corresponding from colorful array of pixels is different.
10. display floater according to claim 9, it is characterised in that in each row color pixel cells of described colorful array of pixels, all sub-pixels arrange according to the sequential loop of red sub-pixel, green sub-pixels and blue subpixels, M=3；Or,
All sub-pixels arrange according to the sequential loop of red sub-pixel, blue subpixels and green sub-pixels, M=3；Or,
All sub-pixels arrange according to the sequential loop of grid green sub-pixels, blue subpixels, red sub-pixel, M=3；Or,
All sub-pixels arrange according to the sequential loop of red sub-pixel, green sub-pixels, blue subpixels and white sub-pixels, M=4.
11. the display floater according to any one of claim 1～7, it is characterised in that described black matrix and the width of the main chock insulator matter correspondence position width more than described black matrix with secondary chock insulator matter correspondence position.
12. the display floater according to any one of claim 1～7, it is characterised in that the described main chock insulator matter edge minimum range at the edge of the orthographic projection of black matrix to corresponding sub-pixel is d1, described chock insulator matter edge minimum range at the edge of the orthographic projection of black matrix to corresponding sub-pixel is d2, wherein, d1=30 μm, d2=18 μm-22 μm.
13. a display device, it is characterised in that include display floater according to any one of claim 1～12.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610379544.2A CN105807508B (en) | 2016-06-01 | 2016-06-01 | A kind of display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610379544.2A CN105807508B (en) | 2016-06-01 | 2016-06-01 | A kind of display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105807508A true CN105807508A (en) | 2016-07-27 |
| CN105807508B CN105807508B (en) | 2019-09-20 |
Family
ID=56428198
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610379544.2A Active CN105807508B (en) | 2016-06-01 | 2016-06-01 | A kind of display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105807508B (en) |
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107450788A (en) * | 2017-09-19 | 2017-12-08 | 惠科股份有限公司 | Touch control display apparatus |
| CN107515495A (en) * | 2017-09-19 | 2017-12-26 | 惠科股份有限公司 | Flat display apparatus |
| CN107817632A (en) * | 2016-09-13 | 2018-03-20 | 京东方科技集团股份有限公司 | A kind of liquid crystal display panel and display device |
| CN108803156A (en) * | 2018-08-10 | 2018-11-13 | 深圳市华星光电技术有限公司 | array substrate and display device |
| WO2018205461A1 (en) * | 2017-05-12 | 2018-11-15 | Boe Technology Group Co., Ltd. | Display substrate, display apparatus, and method of fabricating display substrate |
| CN109638060A (en) * | 2018-12-21 | 2019-04-16 | 武汉华星光电半导体显示技术有限公司 | Array substrate and flexible display panels |
| CN109932844A (en) * | 2017-12-15 | 2019-06-25 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN110221483A (en) * | 2019-04-29 | 2019-09-10 | 厦门天马微电子有限公司 | Display panel and display device |
| CN110488542A (en) * | 2019-08-27 | 2019-11-22 | 业成科技（成都）有限公司 | Liquid crystal display |
| CN110596963A (en) * | 2018-12-05 | 2019-12-20 | 友达光电股份有限公司 | Display device |
| WO2020093636A1 (en) * | 2018-11-07 | 2020-05-14 | 惠科股份有限公司 | Pixel architecture and display device thereof |
| CN112785914A (en) * | 2019-11-08 | 2021-05-11 | 京东方科技集团股份有限公司 | Display panel and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6292249B1 (en) * | 1998-06-30 | 2001-09-18 | Philips Electronics North America Corporation | Uniform cell-gap spacing in LCD |
| US20090207371A1 (en) * | 2008-02-14 | 2009-08-20 | Takashi Yamamoto | Display device |
| JP2013109380A (en) * | 2013-03-13 | 2013-06-06 | Nlt Technologies Ltd | Liquid crystal display device and manufacturing method thereof |
| CN103760720A (en) * | 2014-01-21 | 2014-04-30 | 北京京东方光电科技有限公司 | Display panel, manufacturing method thereof and display device |
| CN203825337U (en) * | 2014-04-18 | 2014-09-10 | 京东方科技集团股份有限公司 | Color film substrate, display panel and display device |
-
2016
- 2016-06-01 CN CN201610379544.2A patent/CN105807508B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6292249B1 (en) * | 1998-06-30 | 2001-09-18 | Philips Electronics North America Corporation | Uniform cell-gap spacing in LCD |
| US20090207371A1 (en) * | 2008-02-14 | 2009-08-20 | Takashi Yamamoto | Display device |
| JP2013109380A (en) * | 2013-03-13 | 2013-06-06 | Nlt Technologies Ltd | Liquid crystal display device and manufacturing method thereof |
| CN103760720A (en) * | 2014-01-21 | 2014-04-30 | 北京京东方光电科技有限公司 | Display panel, manufacturing method thereof and display device |
| CN203825337U (en) * | 2014-04-18 | 2014-09-10 | 京东方科技集团股份有限公司 | Color film substrate, display panel and display device |
Cited By (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10520775B2 (en) | 2016-09-13 | 2019-12-31 | Boe Technology Group Co., Ltd. | Liquid crystal display panel, method of making the same, display device including liquid crystal display panel |
| JP7172038B2 (en) | 2016-09-13 | 2022-11-16 | 京東方科技集團股▲ふん▼有限公司 | Liquid crystal display panel and display device including the same |
| CN107817632A (en) * | 2016-09-13 | 2018-03-20 | 京东方科技集团股份有限公司 | A kind of liquid crystal display panel and display device |
| WO2018049803A1 (en) * | 2016-09-13 | 2018-03-22 | Boe Technology Group Co., Ltd. | Liquid crystal display panel, method of making the same, display device including liquid crystal display panel |
| US20180292695A1 (en) * | 2016-09-13 | 2018-10-11 | Boe Technology Group Co., Ltd. | Liquid Crystal Display Panel, Method of Making the Same, Display Device Including Liquid Crystal Display Panel |
| WO2018205461A1 (en) * | 2017-05-12 | 2018-11-15 | Boe Technology Group Co., Ltd. | Display substrate, display apparatus, and method of fabricating display substrate |
| CN108873491A (en) * | 2017-05-12 | 2018-11-23 | 京东方科技集团股份有限公司 | Display base plate and its manufacturing method, display device |
| US11016346B2 (en) | 2017-05-12 | 2021-05-25 | Boe Technology Group Co., Ltd. | Display substrate, display apparatus, and method of fabricating display substrate |
| CN108873491B (en) * | 2017-05-12 | 2020-12-18 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method thereof and display device |
| CN107450788A (en) * | 2017-09-19 | 2017-12-08 | 惠科股份有限公司 | Touch control display apparatus |
| CN107515495A (en) * | 2017-09-19 | 2017-12-26 | 惠科股份有限公司 | Flat display apparatus |
| CN109932844A (en) * | 2017-12-15 | 2019-06-25 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN109932844B (en) * | 2017-12-15 | 2022-04-05 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN108803156A (en) * | 2018-08-10 | 2018-11-13 | 深圳市华星光电技术有限公司 | array substrate and display device |
| WO2020093636A1 (en) * | 2018-11-07 | 2020-05-14 | 惠科股份有限公司 | Pixel architecture and display device thereof |
| US11561443B2 (en) | 2018-11-07 | 2023-01-24 | HKC Corporation Limited | Pixel structure comprising two red sub-pixels having equal areas, two green sub-pixels having equal areas, and a blue sub-pixel having a greater area than the two green sub-pixels and a smaller area than the two red sub-pixels |
| CN110596963A (en) * | 2018-12-05 | 2019-12-20 | 友达光电股份有限公司 | Display device |
| CN109638060A (en) * | 2018-12-21 | 2019-04-16 | 武汉华星光电半导体显示技术有限公司 | Array substrate and flexible display panels |
| CN110221483A (en) * | 2019-04-29 | 2019-09-10 | 厦门天马微电子有限公司 | Display panel and display device |
| CN110488542A (en) * | 2019-08-27 | 2019-11-22 | 业成科技（成都）有限公司 | Liquid crystal display |
| CN112785914A (en) * | 2019-11-08 | 2021-05-11 | 京东方科技集团股份有限公司 | Display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105807508B (en) | 2019-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105807508A (en) | Display panel and display device | |
| US10679535B2 (en) | Liquid crystal display panel | |
| CN103257494B (en) | Display base plate and display device | |
| US9217905B2 (en) | Dual-gate driven lateral pixel arrangement structure and display panel | |
| US10347695B2 (en) | Display panel | |
| CN107621716B (en) | Pixel structure, driving method thereof, display panel and display device | |
| CN106887208B (en) | Display device and pixel array thereof | |
| US10423037B2 (en) | Liquid crystal display panel and liquid crystal display device | |
| US11367376B2 (en) | Display panel and display device | |
| US20060256274A1 (en) | Color filter substrate and display device | |
| CN104835468A (en) | Liquid crystal panel and driving method therefor | |
| US9182626B2 (en) | Converting color in liquid crystal display device having different color filter arrangements for odd and even horizontal lines | |
| US9508296B2 (en) | Driving method of pixel array, driving module of pixel array and display device | |
| CN105425451A (en) | Color film substrate, display panel and display device | |
| US10684519B2 (en) | Color-filter on array type array substrate and liquid crystal display panel | |
| CN105242439A (en) | Display substrate, display panel and display device | |
| CN107037641B (en) | Array substrate, display panel and display device | |
| KR20180069872A (en) | Wide viewing angle panel and display device | |
| US20170365821A9 (en) | Mask group and method for fabricating an organic luminescence layer, display panel and driving method | |
| CN104280938A (en) | Color display panel and display device | |
| CN106980200A (en) | Display panel and its manufacture method | |
| CN104678670A (en) | Array substrate, display panel and display device | |
| CN103887307A (en) | Display panel | |
| CN107221302B (en) | Display panel and display device | |
| CN108598141B (en) | Pixel display module and mask plate for manufacturing pixel display module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |