CN105406752A - Control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers - Google Patents
Control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers Download PDFInfo
- Publication number
- CN105406752A CN105406752A CN201510846301.0A CN201510846301A CN105406752A CN 105406752 A CN105406752 A CN 105406752A CN 201510846301 A CN201510846301 A CN 201510846301A CN 105406752 A CN105406752 A CN 105406752A
- Authority
- CN
- China
- Prior art keywords
- dsp
- level
- circuit
- control system
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Inverter Devices (AREA)
- Rectifiers (AREA)
Abstract
The invention relates to the field of electronic power control, in particular to a control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers. The control system comprises an analog quantity data collecting and conditioning circuit, an IGBT (Insulated Gate Bipolar Translator) magnetic insulation drive circuit, a control circuit consisting of a DSP (Digital Signal Processor) and a CPLD (Complex Programmable Logic Device), a relay output and digital signal input device, and a fault recording and remote communication device, and is characterized in that a Hall sensor data collecting circuit, an IGBT drive circuit and an input and output interface circuit are connected with a CPLD chip; a communication circuit and a fault recording circuit are connected with the DSP; and the DSP and the CPLD are connected with interrupt signals through data, an address bus and a PWM output signal. The control system can be compatible with T-type and T-type three-level topology frameworks, the control system adopts a control framework of the DSP and the CPLD, and the CPLD is responsible for logic control, three-level PWM signal detection and correction functions and the like as a coprocessor, so that the system reliability is improved, and the budget burden of the DSP is alleviated.
Description
Technical field
The present invention relates to electron electric power control field, particularly relate to a kind of I type and the two-way PWM rectifier control system of T-shaped three level.
Background technology
Along with the quantity of distributed energy equipment access electrical network constantly increases, the fast development of intelligent grid, makes Distributed-generation equipment as photovoltaic DC-to-AC converter, wind electric converter access electrical network; The first alternating voltage of needs of new-energy automobile charging pile converts direct voltage to and is entering DCDC controlling unit; Above equipment all needs PWM type inverter or rectifier.The PWM rectifier of two-way flow can not only embody AC/DC transformer characteristics (rectification), but also DC/AC transformer characteristics (active inversion) can be presented, thus exactly, this kind of PWM rectifier is actually a kind of novel Reversible PWM current transformer.Three-level topology is divided into I type three level and T-shaped three level two kinds of topologys, wherein 4 switching tubes of the three level of I type are withstand voltage can be less than DC bus-bar voltage, and the withstand voltage necessary large and busbar voltage of the outer tube of T-shaped three level, two kinds of topologys can adopt general pwm pulse transmission program, therefore controller can be carried out integration unified.PWM rectifier controls to need complicated mathematical operation, the structure of the single DSP of the many employings of traditional inverter, has that arithmetic speed is relatively slow, dynamic response shortcoming not in time, can not meet the control algolithm demand become increasingly complex.The T-shaped three-level topology of I type has higher requirement to input pulse sequential, and I type on off state table is as shown in table 1, and T-shaped on off state table is as shown in table 2.
Table 1I type tri-level switch state table
Table 2T type tri-level switch state table
Summary of the invention
Object of the present invention is exactly for above technical problem, design a kind of I type and the two-way PWM rectifier control system of T-shaped three level, can compatible I type and T-shaped two kinds of tri-level circuits, complicated mathematical operation can be carried out, pwm pulse can be carried out detect and correct, realize high performance control and interface function.
Technical problem of the present invention is solved mainly through following technical proposals:
A kind of I type and the two-way PWM rectifier control system of T-shaped three level, comprise control circuit that analog data collection and modulate circuit, IGBT magnetic isolation drive circuit, DSP and CPLD form, relay export input with digital signal, failure wave-recording and telecommunication, it is characterized in that, Hall element data acquisition circuit, IGBT drive circuit, input and output interface circuit are connected with CPLD chip, telecommunication circuit is connected with DSP with failure wave-recording circuit, and DSP and CPLD is connected with interrupt signal by data, address bus, PWM output signal.
Analog quantity acquisition circuit comprises signal conditioning circuit and modulus conversion chip AD7606.The input signal of signal conditioning circuit comes from current Hall transducer and differential voltage measuring circuit, and signal conditioning circuit exports and is connected with the input end of analog signal of modulus conversion chip AD7606.Hall element generally includes three current sensors exported for measuring inverter, adopts divider resistance and operational amplifier to adopt the mode of difference to gather alternating voltage and DC bus-bar voltage.
IGBT drive circuit adopts the 1ED020I12 Magnetic isolation driving chip of 12 Infineon companies, the input of drive circuit correct with CPLD after pwm pulse be directly connected, be connected with the gate pole of power device after the output signal driven through Magnetic isolation recommends output by a totem.
Failure wave-recording circuit is made up of usb circuit, SD card interface circuit, USB interface control chip forms, the ooze CH376 chip of permanent electronics of Nanjing is adopted to be connected with USB with DSP, DSP carries out the storage of refreshing formula to sampled data in real time, when an error occurs, by the data of 100mS before and after fault, can by USB interface chip respectively.
CPLD adopts Xilinx company high-performance CPLD chip XC95288XL, and this chip possesses 5V input capability, level conversion before can be used for peripheral hardware and DSP; This chip uses Hardware Description Language VHDL realize the detection of DSP output pwm pulse to control and digital filtering function with correction, input and output logical extension, error protection.
DSP adopts TI company's T MS320F28346 Floating-point DSP controller as master controller chip, completes three-level pwm Pulse Width Control logic, derided capacitors neutral point balancing control algorithm, Control on Communication, failure wave-recording and line voltage phase-locked loop and direct current and exchanges double-closed-loop control algorithm.
CPLD detects the three-level control principle pulse that DSP exports, for I type tri-level circuit, if pulse belongs to potential risk state in table 1 or distress condition, then CPLD outputs to IGBT drive plate after pulse being changed again, and send alarm signal to DSP, for 1000, if CPLD detects that the pwm pulse that DSP exports is that pulse is updated to 0100 by 1000, CPLD; For T-shaped tri-level circuit, if pulse belongs to the distress condition in table 2, then CPLD outputs to IGBT drive plate after pulse being changed again, and send alarm signal to DSP, for 1001, if CPLD detects that the pwm pulse that DSP exports is that pulse is updated to 1000 by 1001, CPLD, after changing, the switching tube state of correction is minimum as pulse amendment criterion.
The invention has the beneficial effects as follows: can compatible T-shaped and I type two kinds of three-level topology frameworks, control system adopts the control framework of DSP and CPLD, CPLD is responsible for logic control, three-level pwm input as coprocessor and corrects function etc., improve system reliability, alleviate the budget burden of DSP.DSP is responsible for the real-time operation of complex control algorithm as primary processor, and this control system can run complicated cutting-in control program, improves real-time and the stability of inverter, improves the EMI characteristic of inversion system, have important practical application meaning.
Accompanying drawing explanation
Fig. 1 is control system block diagram of the present invention.
Embodiment
Below by embodiment, and by reference to the accompanying drawings 1, technical scheme of the present invention is described in further detail.
A kind of I type and the two-way PWM rectifier control system of T-shaped three level, comprise control circuit that analog data collection and modulate circuit, IGBT magnetic isolation drive circuit, DSP and CPLD form, relay export input with digital signal, failure wave-recording and telecommunication, it is characterized in that Hall element data acquisition circuit, IGBT drive circuit, input and output interface circuit are connected with CPLD chip, telecommunication circuit is connected with DSP with failure wave-recording circuit, and DSP and CPLD is connected with interrupt signal by data, address bus, PWM output signal.
Analog quantity acquisition circuit comprises Hall current sensor output modulate circuit, partial pressure difference fraction voltage acquisition modulate circuit and modulus conversion chip AD7606 and forms.The output of signal conditioning circuit is connected with the analog input interface of AD7606, and analog-signal transitions is become digital signal by AD7606 chip, and by data/address bus, sample magnitude is inputted DSP.
DSP carries out zero to sampled data and wafts after filtering algorithm and three-phase phase-locked loop algorithm, obtain the phase information of pretreated three-phase power grid voltage amount, inverter output current magnitude, DC voltage amount and line voltage, neutral point EQUILIBRIUM CALCULATION FOR PROCESS is completed by two DC voltage information, DSP carries out positive-negative sequence uneoupled control to three-phase power grid voltage sensor information and inverter output current sensor information and has idle uneoupled control, complete cutting-in control algorithm, obtain the three-phase inverter output voltage signal comprising amplitude and phase information; This signal obtains the data such as vector sector, little delta-shaped region, action time through SVPWM algorithm again; DSP utilizes the T-shaped pwm signal with I type three level compatibility of the EPWM CMOS macro cell carried.The pwm signal that DSP exports is connected to IGBT magnetic isolation drive circuit after by the detection of CPLD and correction circuit.
CPLD receives to open to input into signal and fault-signal and convert two 16bit data to and sends DSP to by data/address bus, and CPLD carries out logic control to IGBT fault-signal, is connected with the interrupt interface of DSP by I/O port.
When inverter breaks down, the grid voltage waveform of front 120s and rear 120s can be there is by DSP in fault by failure wave-recording circuit, inverter output current waveform, inverter control system intermediate variable etc. is written to external USB flash disk and SD card respectively by USB drive circuit; And by USB interface memory, fault data is read host computer and carry out accident analysis.
CPLD detects the three-level control principle pulse that DSP exports, for I type tri-level circuit, if pulse belongs to potential risk state in table 1 or distress condition, then CPLD outputs to IGBT drive plate after pulse being changed again, and send alarm signal to DSP, for 1000, if CPLD detects that the pwm pulse that DSP exports is that pulse is updated to 0100 by 1000, CPLD; For T-shaped tri-level circuit, if pulse belongs to the distress condition in table 2, then CPLD outputs to IGBT drive plate after pulse being changed again, and send alarm signal to DSP, for 1001, if CPLD detects that the pwm pulse that DSP exports is that pulse is updated to 1000 by 1001, CPLD, after changing, the switching tube state of correction is minimum as pulse amendment criterion.
The present embodiment is the execution mode of example of the present invention; for those skilled in the art; on the basis that the invention discloses application process and principle; be easy to make various types of improvement or distortion; and the method be not limited only to described by the above-mentioned embodiment of the present invention or structure; therefore previously described mode is preferred version; and not there is restrictive meaning; every equivalence done according to the present invention changes and amendment, all in the scope protection range of claims of the present invention.
Claims (7)
1. an I type and the two-way PWM rectifier control system of T-shaped three level, comprise analog data collection and modulate circuit, IGBT magnetic isolation drive circuit, the control circuit that dsp chip and CPLD chip form, relay exports and inputs with digital signal, failure wave-recording and telecommunication circuit, it is characterized in that, data acquisition and modulate circuit, IGBT magnetic isolation drive circuit, input and output interface circuit is connected with CPLD chip, failure wave-recording is connected with dsp chip with telecommunication circuit, dsp chip and CPLD chip pass through data, address bus, PWM output signal is connected with interrupt signal.
2. a kind of I type according to claim 1 and the two-way PWM rectifier control system of T-shaped three level, is characterized in that, the pulse detection in change CPLD chip and correction program, respectively control TNPC and NPC two kinds of three-level topology structures.
3. a kind of I type according to claim 1 and the two-way PWM rectifier control system of T-shaped three level; it is characterized in that; described CPLD chip is 5V input; for level conversion before peripheral hardware and DSP, this chip uses Hardware Description Language VHDL realize the detection of dsp chip output pwm pulse and control and digital filtering function with correction, input and output logical extension, error protection.
4. a kind of I type according to claim 3 and the two-way PWM rectifier control system of T-shaped three level, it is characterized in that, described pulse detection is for the special pulse request of TNPC/NPC type three level pulse with correcting function, pwm pulse DSP being outputted to IGBT drive plate carries out logic detection, is revised by pwm pulse in time when there is potential risk pulse and bursts of error.
5. a kind of I type according to claim 1 and the two-way PWM rectifier control system of T-shaped three level, it is characterized in that, described telecommunication circuit adopts RS232, R485, CAN and ethernet redundancy design, and carries out communication by MODBUSRTU in MODBUSTCP mode.
6. a kind of I type according to claim 1 and the two-way PWM rectifier control system of T-shaped three level, it is characterized in that, described dsp chip adopts Floating-point DSP controller as master controller chip, completes three-level pwm Pulse Width Control logic, derided capacitors neutral point balancing control algorithm, Control on Communication, failure wave-recording and line voltage phase-locked loop and direct current and exchanges double-closed-loop control algorithm.
7. a kind of I type according to claim 1 and the two-way PWM rectifier control system of T-shaped three level, is characterized in that, described IGBT magnetic isolation drive circuit adopts Magnetic isolation driving chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510846301.0A CN105406752A (en) | 2015-11-28 | 2015-11-28 | Control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510846301.0A CN105406752A (en) | 2015-11-28 | 2015-11-28 | Control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105406752A true CN105406752A (en) | 2016-03-16 |
Family
ID=55472052
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510846301.0A Pending CN105406752A (en) | 2015-11-28 | 2015-11-28 | Control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105406752A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105720797A (en) * | 2016-05-03 | 2016-06-29 | 北京森源东标电气有限公司 | High voltage cascading four-quadrant frequency converter unit controller |
| CN106301045A (en) * | 2016-05-24 | 2017-01-04 | 杭州飞仕得科技有限公司 | A kind of novel I type three level driving circuit being applicable to NPC and ANPC |
| CN108646165A (en) * | 2018-04-12 | 2018-10-12 | 武汉能研电气有限公司 | A kind of method, system and controller improving Technics of Power Electronic Conversion equipment safety |
| CN109842319A (en) * | 2019-02-22 | 2019-06-04 | 哈尔滨理工大学 | A kind of high-power charge-discharge system circuit topological structure and control method |
| CN110365046A (en) * | 2019-07-16 | 2019-10-22 | 中天昱品科技有限公司 | A kind of three-level inverter driving device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202906491U (en) * | 2012-11-22 | 2013-04-24 | 南京国电南自风电自动化技术有限公司 | Three-level inverter control system based on DSP and FPGA |
| CN104270027A (en) * | 2014-10-23 | 2015-01-07 | 阳光电源股份有限公司 | Method and device for generating PWM (Pulse-Width Modulation) pulse of multilevel inverter |
-
2015
- 2015-11-28 CN CN201510846301.0A patent/CN105406752A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202906491U (en) * | 2012-11-22 | 2013-04-24 | 南京国电南自风电自动化技术有限公司 | Three-level inverter control system based on DSP and FPGA |
| CN104270027A (en) * | 2014-10-23 | 2015-01-07 | 阳光电源股份有限公司 | Method and device for generating PWM (Pulse-Width Modulation) pulse of multilevel inverter |
Non-Patent Citations (2)
| Title |
|---|
| 郑国军等: "NPC三电平光伏并网逆变器", 《工业控制计算机》 * |
| 郭巍等: "基于DSP与FPGA的变流器通用控制平台研究", 《电气传动》 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105720797A (en) * | 2016-05-03 | 2016-06-29 | 北京森源东标电气有限公司 | High voltage cascading four-quadrant frequency converter unit controller |
| CN106301045A (en) * | 2016-05-24 | 2017-01-04 | 杭州飞仕得科技有限公司 | A kind of novel I type three level driving circuit being applicable to NPC and ANPC |
| CN108646165A (en) * | 2018-04-12 | 2018-10-12 | 武汉能研电气有限公司 | A kind of method, system and controller improving Technics of Power Electronic Conversion equipment safety |
| CN109842319A (en) * | 2019-02-22 | 2019-06-04 | 哈尔滨理工大学 | A kind of high-power charge-discharge system circuit topological structure and control method |
| CN109842319B (en) * | 2019-02-22 | 2020-11-03 | 哈尔滨理工大学 | Circuit topology structure of high-power charging and discharging system and control method |
| CN110365046A (en) * | 2019-07-16 | 2019-10-22 | 中天昱品科技有限公司 | A kind of three-level inverter driving device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105406752A (en) | Control system for I-type and T-type three-level bidirectional PWM (Pulse-Width Modulation) rectifiers | |
| CN201623651U (en) | Single-stage three-phase solar photovoltaic grid-connected inverter | |
| CN202906491U (en) | Three-level inverter control system based on DSP and FPGA | |
| CN103746585B (en) | Based on the multi-electrical level inverter neutral-point voltage balance method of hybrid modulation | |
| CN207200595U (en) | Three-level PWM rectifier overall-in-one control schema platform based on DSP and FPGA | |
| CN104767365B (en) | T-shaped three level DC/AC converters DC voltage ripple compensation system and method | |
| CN204068723U (en) | A kind of three-phase voltage sag generating means | |
| CN103825480A (en) | Digital single-cycle control method for multiplexed-output magnetic bearing switch power amplifier | |
| CN102856928B (en) | A kind of inverter | |
| CN203761293U (en) | Single-phase three-level-inverter neutral point potential balance controller | |
| CN103746382A (en) | Active power filtering system | |
| CN103281000B (en) | Converse-solution PWM (Pulse-Width Modulation) inverter and control method | |
| WO2018121074A1 (en) | Intelligent hybrid compensation capacitor device | |
| CN103219745B (en) | Grid-connected inverter control algorithm based on orthogonal sine wave extractor | |
| CN102497202B (en) | Digital phase-shift circuit and improved AC (Alternating Current) power source thereof | |
| CN203434638U (en) | Solar cell grid-connected power generation system | |
| CN203811672U (en) | Bridge arm current direction measuring device of modular multilevel converter | |
| CN103487700B (en) | Impulse current test device | |
| CN207010540U (en) | The driving control system and its draw-out power supply of electric and electronic power module | |
| CN202421797U (en) | Measurement and control unit for low-voltage static Var generator | |
| CN201541115U (en) | Intelligent controller with voltage protection module | |
| CN204316093U (en) | The mixing arrangement of idle compensating control and Intelligent capacitor group | |
| CN103001512A (en) | Control system based on inverter power source | |
| CN204046172U (en) | A kind of active electric power filtering controller based on dual core processor | |
| CN203278387U (en) | Automatic change-over switch with phase and frequency detection device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160316 |