CN105376021A - Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word - Google Patents

Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word Download PDF

Info

Publication number
CN105376021A
CN105376021A CN201410438973.3A CN201410438973A CN105376021A CN 105376021 A CN105376021 A CN 105376021A CN 201410438973 A CN201410438973 A CN 201410438973A CN 105376021 A CN105376021 A CN 105376021A
Authority
CN
China
Prior art keywords
ldpc code
code word
bit
value data
soft value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201410438973.3A
Other languages
Chinese (zh)
Inventor
张文军
何大治
郭序峰
赵杰
杨帆
尧勇仕
史毅俊
徐胤
徐洪亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai National Engineering Research Center of Digital Television Co Ltd
Original Assignee
Shanghai National Engineering Research Center of Digital Television Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai National Engineering Research Center of Digital Television Co Ltd filed Critical Shanghai National Engineering Research Center of Digital Television Co Ltd
Priority to CN201410438973.3A priority Critical patent/CN105376021A/en
Publication of CN105376021A publication Critical patent/CN105376021A/en
Withdrawn legal-status Critical Current

Links

Abstract

The invention provides an interleaving and mapping method and a de-interleaving and de-mapping method of LDPC code word. The method includes: dividing the LDPC code word after coding into a plurality of continuous bit sub-blocks according to a predetermined length, transforming the arranging sequence of the bit sub-blocks according to a corresponding bit transformation pattern, and forming the LDPC code word after the first bit interleaving; writing in the LDPC code word after the first bit interleaving according to the column sequence and reading out and obtaining the LDPC code word after the second bit interleaving according to the row sequence; and performing constellation mapping of the LDPC code word after the second bit interleaving according to a constellation diagram in order to obtain a symbol stream. The interleaving mapping and de-interleaving and de-mapping methods are selected according to different LDPC code lists, and the system performance can be better enhanced.

Description

The intertexture of LDPC code word and mapping method and deinterleaving de-mapping method
Technical field
The present invention relates to digital television techniques field, particularly a kind of intertexture of LDPC code word and mapping method and deinterleaving de-mapping method.
Background technology
In existing broadcast communication standard, LDPC coding, Bit Interleave and constellation mapping are code modulation modes the most common.In different emission systems, LDPC coding, Bit Interleave and constellation mapping all need independent design, and combined debugging, to obtain best channel performance.Therefore, how forming Bit Interleave targetedly for specific LDPC code word and constellation mapping mode, is a technical barrier of this area.
Summary of the invention
The problem that the present invention solves cannot form Bit Interleave targetedly for specific LDPC code word and constellation mapping mode in prior art.
For solving the problem, embodiments provide a kind of intertexture and mapping method of LDPC code word, comprise the steps: by coding after LDPC code word be divided into the multiple sub-blocks of bits of continuous print by predetermined length, and according to sub-blocks of bits described in corresponding bit exchange pattern change put in order formed first time Bit Interleave after LDPC code word; By the LDPC code word column major order write memory space after described first time Bit Interleave and by row order reads the LDPC code word after obtaining second time Bit Interleave in this memory space; Constellation mapping is carried out to obtain symbol stream according to corresponding planisphere to the LDPC code word after described second time Bit Interleave.
The embodiment of the present invention additionally provides a kind of deinterleaving de-mapping method of LDPC code word, comprises the steps: to carry out soft demapping process to obtain bit soft value data to symbol stream soft value data according to corresponding planisphere; Wherein said symbol stream soft value data are the symbol stream that interlace map method that receiving terminal receives LDPC code word described above obtains; Described bit soft value data are sequentially written in memory space by row and column major order reads to obtain first time than the bit soft value data after deinterleave in this memory space; Described first time is divided into the multiple bit soft value data sub-block of continuous print than the bit soft value data after deinterleave by predetermined length, and according to bit soft value data sub-block described in corresponding bit exchange pattern change put in order form second time than the bit soft value data after deinterleave; LDPC decoding process is carried out to obtain decoded bitstream data to described bit soft value data flow.
Compared with prior art, technical solution of the present invention has the following advantages:
Corresponding interlace map and deinterleaving de-mapping method is selected better to be promoted to make systematic function for specific LDPC code table.
Accompanying drawing explanation
Fig. 1 is the schematic flow sheet of the embodiment of the interlace map method of a kind of LDPC code word of the present invention;
Fig. 2 is the schematic flow sheet of the embodiment of the deinterleaving de-mapping method of a kind of LDPC code word of the present invention;
Fig. 3 is the schematic diagram put in order according to sub-blocks of bits described in bit exchange pattern change in the interlace map method of a kind of LDPC code word of the present invention.
Embodiment
Inventor finds in prior art, cannot form Bit Interleave targetedly for specific LDPC code word and constellation mapping mode.
For the problems referred to above, inventor is through research, provide a kind of interlace map method and deinterleaving de-mapping method of LDPC code word, select corresponding interlace map and deinterleaving de-mapping method better to be promoted to make systematic function for different LDPC code tables.
For enabling above-mentioned purpose of the present invention, feature and advantage more become apparent, and are described in detail the specific embodiment of the present invention below in conjunction with accompanying drawing.
In embodiments of the present invention, transmitter terminal is: first the bit stream after message sink coding, Bose-Chaudhuri-Hocquenghem Code is input to the coding that LDPC encoder carries out the LDPC code word of specific code check code length, input bit interleaver afterwards, interleaving treatment is carried out according to certain specific Bit Interleave patterning method, subsequently the data after Bit Interleave process are carried out the 16QAM constellation mapping of corresponding code check, modulate afterwards, launch, experience channel.Receiver end is: the data after channel are carried out demodulation, and the data input De-mapping module then after demodulation, carries out 16QAM demapping.Afterwards the bit soft value information that De-mapping module exports is input to de-interleaving block and carries out deinterleaving, output to ldpc decoder afterwards, the decoding based on specific LDPC code word is carried out to it, output bit flow of finally decoding.
As shown in Figure 1 be the schematic flow sheet of the embodiment of the interlace map method of a kind of LDPC code word of the present invention.With reference to figure 1, the interlace map method of LDPC code word comprises the steps:
Step S11: by coding after LDPC code word be divided into the multiple sub-blocks of bits of continuous print by predetermined length, and according to sub-blocks of bits described in corresponding bit exchange pattern change put in order formed second time Bit Interleave after LDPC code word;
Step S12: by the LDPC code word column major order write memory space after described first time Bit Interleave and by row order reads the LDPC code word after obtaining second time Bit Interleave in this memory space;
Step S13: constellation mapping is carried out to obtain symbol stream according to corresponding planisphere to the LDPC code word after described second time Bit Interleave.
In described step S13, the LDPC code word after described coding is divided into the multiple sub-blocks of bits of continuous print by predetermined length, wherein said predetermined length is 320.Further, according to sub-blocks of bits described in corresponding bit exchange pattern change put in order formed first time Bit Interleave after LDPC code word.Its detailed process is detailed as shown in Figure 3, in figure 3, and (m 0, m 1..., m n/320-1) be the bit exchange pattern of 320 length bits sub-blocks.
Particularly, the code length of the LDPC code word in LDPC code table is 19200, and corresponding bit exchange pattern is: 61,859,163,621,422,939,441,412,415,352,013,524,784,940,581,171,522,172,953 464523542748433832105131573025324263750195528334103456
It should be noted that, in the present embodiment, each numerical value in described bit exchange pattern refers to the position without sub-blocks of bits described before bit exchange.Such as, second numerical value 18 implication in above-mentioned bit exchange pattern refers to and original after bit exchange, nowadays becomes second sub-blocks of bits without the 19th sub-blocks of bits before bit exchange.
Corresponding planisphere is:
Constellation point Complex symbol
0 0.2836+0.2836i
1 0.9590+0.2836i
2 0.2836+0.9590i
3 0.9590+0.9590i
4 -0.2836+0.2836i
5 -0.9590+0.2836i
6 -0.2836+0.9590i
7 -0.9590+0.9590i
8 0.2836-0.2836i
9 0.9590-0.2836i
10 0.2836-0.9590i
11 0.9590-0.9590i
12 -0.2836-0.2836i
13 -0.9590-0.2836i
14 -0.2836-0.9590i
15 -0.9590-0.9590i
In described step S12, such as, be the LDPC code word (the LDPC code word after first time Bit Interleave) of 19200 bits for code length, by its column major order write memory space and by row order reads in this memory space, wherein every row 4800 bit, totally 4 row.
Afterwards to the bitstream data (b after above-mentioned Bit Interleave 0, b 1..., b n-1), according to 16QAM planisphere, the decimal number corresponding to every four binary bit sequence is mapped to some constellation point, obtains symbol stream (the corresponding constellation point of each complex symbol).Such as, four corresponding decimal numbers of bit ' 1101 ' of input are 13, then correspond to the constellation point of-0.9590-0.2836i in 16QAM planisphere, this constellation point being shown as on real number axis and axis of imaginaries, real number axis-0.9590, axis of imaginaries-0.2836.Then utilize symbol stream to carry out generation OFDM symbol at modulation module, finally launch.
In the present embodiment, described LDPC code word be to message sink coding after bit stream obtain after specific LDPC coding, wherein said specific LDPC coding can adopt prior art to realize.
Particularly, the code word of this LDPC is with L × L (L is generally 320) for sub-block size, and code table is as follows:
Table 1 code check 2/3N ldpc=19200, L × L=320 × 320, M=6400
Before elaboration coding method, first to doing description below to the mother matrix of definite form:
Mother matrix has the capable n row of m, each digital p of the i-th row jth row ijthe all row representing unit matrix circulate to the right and offset p ijthe submatrix produced, the size of submatrix is 320 × 320.Such as, in table 1 p 00=223, this digitized representation matrix of 320 × 320, this matrix to be produced by 223 elements of circulation skew to the right by row by the unit matrix of 320 × 320; Such as p ijwhen=0, represent the unit matrix of 320 × 320; When the i-th row jth row do not have numeral, this place represents the full 0 matrix of 320 × 320; When the i-th row jth shows multiple numeral, represent the XOR that this place is the cyclic shift of multiple unit matrix, such as p ij = 10 25 Time, representing this matrix is by arranging matrix that 10 elements of circulation skew to the right obtain with the unit matrix by 320 × 320 by the matrix arranging matrix that 25 elements of circulation skew to the right obtain and obtain by element XOR by the unit matrix of 320 × 320.
Mother matrix extension is line number by rule is as described above M=320 × m, and columns is the matrix of N=320 × n, this matrix is exactly the check matrix H of LDPC code word, wherein M refers to the check row of check matrix, and N refers to the row of check equations, also represents the length of code word.
The process of coding is exactly first produce the long information bit sequence I=[i of N-M 1i 2i 3... i n-M], the process of a remaining M check bit is then tried to achieve by the check matrix of LDPC code word.Finally obtain code word C=[i 1i 2i 3... i n-Mp 1p 2... p m], this code word meets C × H t=0.
It should be noted that:
Last code word C=[i 1i 2i 3... i n-Mp 1p 2... p m] in check bit part be in fact exactly utilize C × H t=0 this relation is tried to achieve; The order verifying column information row in H matrix is the check column that strictly correspond in mother matrix, information column, and usually to follow previous section be information column, and aft section is the structure of check column.So front N-M check bit in C correspond to front N-M information column in H, M the check bit below in C correspond to last M check column in H.
The embodiment of the present invention additionally provides a kind of deinterleaving de-mapping method of LDPC code word.As shown in Figure 2 be the schematic flow sheet of the embodiment of the deinterleaving de-mapping method of a kind of LDPC code word of the present invention.With reference to figure 2, the deinterleaving de-mapping method of LDPC code word comprises the steps:
Step S21: soft demapping process is carried out to obtain bit soft value data according to corresponding planisphere to symbol stream soft value data; Wherein said symbol stream soft value data are the symbol stream that interlace map method that receiving terminal receives LDPC code word as claimed in claim 1 obtains;
Step S22: described bit soft value data are sequentially written in memory space by row and column major order reads to obtain first time than the bit soft value data after deinterleave in this memory space, corresponding by arranging the columns write with step S12 by the columns of row;
Step S23: described first time is divided into the multiple bit soft value data sub-block of continuous print than the bit soft value data after deinterleave by predetermined length, and according to bit soft value data sub-block described in corresponding bit exchange pattern change put in order form second time than the bit soft value data after deinterleave;
Step S24: LDPC decoding process is carried out to obtain decoded bitstream data to described bit soft value data flow.
By the coding of above-mentioned LDPC, intertexture and modulation system, the thresholding of system under awgn channel can be made to reach 8.66, and the thresholding under rayleigh fading channel reaches 11.62, effectively can increase coverage rate.
Although the present invention with preferred embodiment openly as above; but it is not for limiting the present invention; any those skilled in the art without departing from the spirit and scope of the present invention; the Method and Technology content of above-mentioned announcement can be utilized to make possible variation and amendment to technical solution of the present invention; therefore; every content not departing from technical solution of the present invention; the any simple modification done above embodiment according to technical spirit of the present invention, equivalent variations and modification, all belong to the protection range of technical solution of the present invention.

Claims (5)

1. an interlace map method for LDPC code word, is characterized in that, comprise the steps:
By coding after LDPC code word be divided into the multiple sub-blocks of bits of continuous print by predetermined length, and according to sub-blocks of bits described in corresponding bit exchange pattern change put in order formed second time Bit Interleave after LDPC code word;
By the LDPC code word column major order write memory space after described first time Bit Interleave and by row order reads in this memory space, obtains the LDPC code word after second time Bit Interleave;
Constellation mapping is carried out to obtain symbol stream according to corresponding planisphere to the LDPC code word after described second time Bit Interleave; Wherein, described bit exchange pattern and described planisphere are corresponding with specifying the LDPC code table of code check.
2. the interlace map method of LDPC code word as claimed in claim 1, it is characterized in that, described predetermined length is 320 bits.
3. the interlace map method of LDPC code word as claimed in claim 1, is characterized in that, in described LDPC code table, the code length of LDPC code word is 19200 bits, code check is 2/3
Code table is:
Corresponding bit exchange pattern is: 61,859,163,621,422,939,441,412,415,352,013,524,784,940,581,171,522,172,953 464523542748433832105131573025324263750195528334103456
Corresponding planisphere is:
Constellation point Complex symbol 0 0.2836+0.2836i 1 0.9590+0.2836i 2 0.2836+0.9590i 3 0.9590+0.9590i 4 -0.2836+0.2836i 5 -0.9590+0.2836i 6 -0.2836+0.9590i 7 -0.9590+0.9590i 8 0.2836-0.2836i 9 0.9590-0.2836i 10 0.2836-0.9590i 11 0.9590-0.9590i 12 -0.2836-0.2836i 13 -0.9590-0.2836i 14 -0.2836-0.9590i 15 -0.9590-0.9590i
4. the interlace map method of LDPC code word as claimed in claim 1, it is characterized in that, the number of described column major order is 4 row.
5. a deinterleaving de-mapping method for LDPC code word, is characterized in that, comprise the steps:
Soft demapping process is carried out to obtain bit soft value data according to corresponding planisphere to symbol stream soft value data; Wherein said symbol stream soft value data are the symbol stream that interlace map method that receiving terminal receives LDPC code word as claimed in claim 1 obtains;
Described bit soft value data are sequentially written in memory space by row and column major order reads to obtain first time than the bit soft value data after deinterleave in this memory space;
Described first time is divided into the multiple bit soft value data sub-block of continuous print than the bit soft value data after deinterleave by predetermined length, and according to bit soft value data sub-block described in corresponding bit exchange pattern change put in order form second time than the bit soft value data after deinterleave;
LDPC decoding process is carried out to obtain decoded bitstream data to described bit soft value data flow.
CN201410438973.3A 2014-09-01 2014-09-01 Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word Withdrawn CN105376021A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410438973.3A CN105376021A (en) 2014-09-01 2014-09-01 Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410438973.3A CN105376021A (en) 2014-09-01 2014-09-01 Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word

Publications (1)

Publication Number Publication Date
CN105376021A true CN105376021A (en) 2016-03-02

Family

ID=55377861

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410438973.3A Withdrawn CN105376021A (en) 2014-09-01 2014-09-01 Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word

Country Status (1)

Country Link
CN (1) CN105376021A (en)

Similar Documents

Publication Publication Date Title
CN105376008A (en) Low density parity check code (LDPC) word interleaving mapping method and LDPC word de-interleaving demapping method
CN104901772A (en) Interleaving and mapping method and de-interleaving and de-mapping method for LDPC code word
CN105450333A (en) Interleaving mapping method and de-interleaving de-mapping method for LDPC code words
CN105376025A (en) Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word
CN105450338A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105450344A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105356965A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN104935399A (en) Interleaving mapping method of LDPC codeword and de-interleave de-mapping method
CN104901773A (en) Interleaving and mapping method and de-interleaving and de-mapping method for LDPC (Low Density Parity Check) code words
CN104935397A (en) Interleaved mapping method and de-interleaving de-mapping method for LDPC codeword
CN105376021A (en) Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word
CN105376013A (en) Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word
CN105376024A (en) Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word
CN105376023A (en) Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word
CN105376012A (en) Interleaving and mapping method and de-interleaving and de-mapping method of LDPC code word
CN105450336A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105450345A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105450341A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105450347A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105376031A (en) Interleaving and mapping method of LDPC codeword and de-interleaving and demapping method
CN105450346A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN105450339A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method
CN104935398A (en) Interleaving mapping method of LDPC codeword and de-interleave de-mapping method
CN105099615A (en) Interleaving mapping method for LDPC code word, deinterleaving demapping method
CN105450340A (en) LDPC codeword interleaving and mapping method and de-interleaving and de-mapping method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Room 1018, block B, No. three East Bridge Road, Pudong New Area, Shanghai, 200125, China

Applicant after: Shanghai NERC-DTV National Engineering Research Center Co., Ltd.

Address before: 200125 Shanghai East Road, Pudong New Area, No. three, No. 1018

Applicant before: Shanghai NERC-DTV National Engineering Research Center Co., Ltd.

COR Change of bibliographic data
WW01 Invention patent application withdrawn after publication

Application publication date: 20160302

WW01 Invention patent application withdrawn after publication