CN105321495A - High-definition display module and display method thereof - Google Patents

High-definition display module and display method thereof Download PDF

Info

Publication number
CN105321495A
CN105321495A CN201410295111.XA CN201410295111A CN105321495A CN 105321495 A CN105321495 A CN 105321495A CN 201410295111 A CN201410295111 A CN 201410295111A CN 105321495 A CN105321495 A CN 105321495A
Authority
CN
China
Prior art keywords
source drive
lvds
control signal
signal
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410295111.XA
Other languages
Chinese (zh)
Other versions
CN105321495B (en
Inventor
刘天宇
张斌
贾江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen TCL New Technology Co Ltd
Original Assignee
Shenzhen TCL New Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen TCL New Technology Co Ltd filed Critical Shenzhen TCL New Technology Co Ltd
Priority to CN201410295111.XA priority Critical patent/CN105321495B/en
Publication of CN105321495A publication Critical patent/CN105321495A/en
Application granted granted Critical
Publication of CN105321495B publication Critical patent/CN105321495B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The present invention discloses a high-definition display module and a display method thereof. The high-definition display module includes a clock controller, a left source driver, a right source driver and an image processor. The image processor includes an LVDS output interface. The LVDS output interface of the image processor is connected with two signal input interfaces of the clock controller. The image processor splits and converts signals of each received frame image into two groups of LVDS signals, and outputs the two groups of LVDS signals orderly through the LVDS output interface. The present invention also discloses a display method of the high-definition display module. According to the invention, the two groups of LVDS signals acquired by the split and conversion of signals of each received frame image are outputted one after another orderly so that one LVDS output interface of the image processor of the high-definition display module is eliminated, namely, one group of LVDS differential line is eliminated, and therefore the PCB space occupied by the LVDS differential line is reduced.

Description

High definition display module and display packing thereof
Technical field
The present invention relates to technical field of liquid crystal display, particularly a kind of high definition display module and display packing thereof.
Background technology
Present LCD/LED display device great majority are still by LVDS (LowVoltageDifferentialSignaling, technology of Low Voltage Differential Signaling interface) signal transmits image, LCD/LED display device is generally divided into high cls and SD screen, SD screen only needs to receive SD picture signal (such as the picture signal of 1366 × 768 resolution) and shows, so SD screen needs one group of LVDS differential lines (such as 10bit shields needs 6 pairs of LVDS differential lines, namely 12) carrys out transmitting image; And high cls needs to receive high-definition image signal (such as the picture signal of 1920 × 1080 resolution), therefore, high cls needs two groups of LVDS differential lines (such as 10bit shields needs 12 pairs of LVDS differential lines, namely 24) to carry out transmitting image.
As shown in Figure 1, Fig. 1 is the structural representation that existing high definition display module is connected with high cls 150, the treatment scheme of current high definition display module to picture signal is as follows: picture signal is split as the two groups of images in left and right (such as the picture signal of 1920 × 1080 resolution being split as the picture signal of two group of 960 × 1080 resolution in left and right) by image processor 110 carries out process simultaneously and obtain the two groups of LVDS signals in left and right, two groups of LVDS signals output to clock controller 120 through two groups of LVDS differential lines respectively simultaneously, two groups of LVDS signals output to left Source drive 130 and right Source drive 140 respectively after clock controller 120 processes, corresponding image is shown with the left half screen and right half screen that drive high cls 150 simultaneously, realize high-definition image display.But image processor 110 uses two groups of LVDS differential lines transmitting images, and the PCB space causing cabling to take is larger.
Summary of the invention
Fundamental purpose of the present invention is to solve LVDS differential lines in high definition display module and takies the larger technical matters in PCB space.
To achieve these goals, the invention provides a kind of high definition display module, described high definition display module comprises clock controller, left Source drive, right Source drive and image processor, described image processor has a LVDS output interface, and the LVDS output interface of described image processor connects two signal input interfaces of described clock controller; Described image processor connects described left Source drive and right Source drive respectively; Two signal output interfaces of described clock controller are connected respectively the signal input interface of described left Source drive and the signal input interface of described right Source drive, wherein:
Each frame image signal received splits and is converted to two groups of LVDS signals by described image processor, and described two groups of LVDS signals are exported through its LVDS output interface successively, export the first control signal to described left Source drive simultaneously and export the second control signal to described right Source drive;
Described left Source drive is opened according to described first control signal and is exported, and described right Source drive is closed according to described second control signal and exported simultaneously; Or described left Source drive is closed according to described first control signal and exported, described right Source drive is opened according to described second control signal and is exported simultaneously.
Preferably, the graphics processing unit that described image processor comprises control module and is connected with control module, wherein:
Each frame image signal received is split as two picture group image signals according to presetting rule for controlling described graphics processing unit by described control module, be converted to two groups of corresponding LVDS signals successively by splitting the two picture group image signals that obtain, and control described graphics processing unit and export described two groups of LVDS signals to described LVDS output interface successively and export;
Described control module also for being exported to by described two groups of LVDS signals at the described graphics processing unit of control while described LVDS output interface carries out exporting successively, exporting the first control signal to described left Source drive and exporting the second control signal to described right Source drive.
Preferably, described first control signal and the second control signal are the two pulse signals that frequency is identical, direction is contrary.
Preferably, described left Source drive and right Source drive are by opening its signal input interface and signal output interface to open outputs, and described left Source drive and right Source drive pass through its signal input interface of closedown or signal output interface to close output.
Preferably, described left Source drive and right Source drive are all provided with the on-off circuit be connected on its signal input part or signal output part; The trigger end of the on-off circuit of described left Source drive connects described image processor, receives described first control signal; The trigger end of the on-off circuit of described right Source drive connects described image processor, receives described second control signal.
In addition, to achieve these goals, the present invention also provides a kind of display packing based on high definition display module as claimed in claim 1, and described display packing comprises step:
When described image processor receives picture signal, each frame image signal received is split and is converted to two groups of LVDS signals;
Described two groups of LVDS signals are exported through described LVDS output interface successively, and exports the first control signal to described left Source drive and export the second control signal to described right Source drive; Open output for described left Source drive according to described first control signal, described right Source drive is closed according to described second control signal and is exported; Or close output for described left Source drive according to described first control signal, described right Source drive is opened according to described second control signal and is exported simultaneously.
Preferably, described fractionation by each frame image signal received is converted to two groups of LVDS signals and comprises:
Each frame image signal received is split as two picture group image signals according to presetting rule;
Two groups of corresponding LVDS signals are converted to successively by splitting the described two picture group image signals obtained.
Preferably, described first control signal and the second control signal are the two pulse signals that frequency is identical, direction is contrary.
High definition display module of the present invention and display packing thereof, each frame image signal received is split the two groups of LVDS signals be converted to successively to export successively, two groups of LVDS signals share same LVDS output interface, therefore, image processor is only adopted need by a LVDS output interface, compared to existing high definition display module, the image processor of high definition display module of the present invention is made to decrease a LVDS output interface, namely decrease one group of LVDS differential lines, thus reduce the PCB space that LVDS differential lines takies.
Accompanying drawing explanation
Fig. 1 is the structural representation that existing high definition display module is connected with high cls;
Fig. 2 is the structural representation of the embodiment that high definition display module of the present invention is connected with high cls;
Fig. 3 is the functional block diagram of the image processor of high definition display module two embodiment of the present invention;
Fig. 4 is the schematic flow sheet of display packing one embodiment of high definition display module of the present invention;
Fig. 5 is the schematic flow sheet of display packing two embodiment of high definition display module of the present invention.
The realization of the object of the invention, functional characteristics and advantage will in conjunction with the embodiments, are described further with reference to accompanying drawing.
Embodiment
Should be appreciated that specific embodiment described herein only in order to explain the present invention, be not intended to limit the present invention.
The invention provides a kind of high definition display module.
With reference to the structural representation that Fig. 2, Fig. 2 are the embodiment that high definition display module of the present invention is connected with high cls 50.
In one embodiment, this high definition display module comprises clock controller 20, left Source drive 30, right Source drive 40 and image processor 10, image processor 10 has a LVDS output interface, and the LVDS output interface of image processor 10 connects two signal input interfaces of clock controller 20; Image processor 10 connects left Source drive 30 and right Source drive 40 respectively; Two signal output interfaces of clock controller 20 are connected respectively the signal input interface of left Source drive 30 and the signal input interface of right Source drive 40, wherein: each frame image signal received splits and is converted to two groups of LVDS signals by image processor 10, and two groups of LVDS signals are exported through its LVDS output interface successively, simultaneously left Source drive 30 export the first control signal and to the right Source drive 40 export the second control signal; Left Source drive 30 is opened according to the first control signal and is exported, and right Source drive 40 is closed according to the second control signal and exported simultaneously; Or left Source drive 30 is closed according to the first control signal and exported, right Source drive 40 is opened according to the second control signal and is exported simultaneously.
In the present embodiment, left Source drive 30 is connected with high cls 50 with right Source drive 40, drives high cls 50 to show image.
Concrete, the principle of work of the high definition display module of the present embodiment is: image processor 10 receives the input of picture signal, each frame image signal of the picture signal received is split and is converted to two groups of LVDS signals (i.e. two parts LVDS signal), two groups of LVDS signals are exported from its LVDS signal output interface successively.1, when the LVDS signal output interface of image processor 10 exports first group of LVDS signal (one group of LVDS signal in two groups of LVDS signals), two signal input parts of clock controller 20 all receive first group of LVDS signal, and by first group of LVDS signal that its two signal input interface receives, the mini-LVDS signal be converted to needed for Source drive exports from its two signal output interface clock controller 20 respectively respectively; Now, the Source drive (i.e. the Source drive of Received signal strength 1) that a control signal (being designated as signal 1) in the first control signal that image processor 10 exports and the second control signal controls its correspondence is closed and is exported (in the present embodiment " close export " refer to no signal export), then high cls 50 region that this Source drive correspondence drives does not work, without showing (being designated as region 1); Simultaneously, the Source drive (i.e. the Source drive of Received signal strength 2) that another control signal (being designated as signal 2) in the first control signal that image processor 10 exports and the second control signal controls its correspondence is opened and is exported (in the present embodiment, " open export " has referred to signal output), high cls 50 region (be also the viewing area that high cls 50 removes region 1, the be designated as region 2) work that then this Source drive correspondence drives shows corresponding image.2, when the LVDS signal output interface of image processor 10 exports second group of LVDS signal (another group LVDS signals in two groups of LVDS signals), two signal input parts of clock controller 20 all receive second group of LVDS signal, and by second group of LVDS signal that its two signal input interface receives, the mini-LVDS signal be converted to needed for Source drive exports from its two signal output interface clock controller 20 respectively respectively; Now, the Source drive that the signal 1 that image processor 10 exports controls its correspondence opens output, then region 1 works and shows corresponding image; Meanwhile, the Source drive that the signal 2 that image processor 10 exports controls its correspondence closes output, then region 2 does not work, without display.Region 1 and region 2 show corresponding image successively, and the image that region 1 shows and the Image Mosaic that region 2 shows get up an i.e. frame complete image, and due to the delay effect of human eye, so human eye sees that the image on high cls 50 is the image that a frame is complete.Each frame image signal processes output all equally, then human eye sees the video cartoon of high definition on high cls 50.
The high definition display module of the present embodiment, each frame image signal received is split the two groups of LVDS signals be converted to export successively (namely successively exporting), two groups of LVDS signals share same LVDS output interface, therefore, image processor 10 need by a LVDS output interface, compared to existing high definition display module, the image processor 10 of the present embodiment high definition display module decreases a LVDS output interface, namely decrease one group of LVDS differential lines, thus reduce the PCB space that LVDS differential lines takies.
In conjunction with the functional block diagram with reference to Fig. 3, Fig. 3 being the image processor 10 of high definition display module two embodiment of the present invention.
The scheme of the present embodiment is based on the scheme of high definition display module one embodiment.In two embodiments, the graphics processing unit 12 that image processor 10 comprises control module 11 and is connected with control module 11, wherein:
Each frame image signal received is split as two picture group image signals according to presetting rule for controlling graphics processing unit 12 by control module 11, be converted to two groups of corresponding LVDS signals successively by splitting the two picture group image signals that obtain, and control graphics processing unit 12 and export two groups of LVDS signals to LVDS output interface successively and export;
Control module 11 also at control graphics processing unit 12 two groups of LVDS signals being exported to successively while LVDS output interface carries out exporting, left Source drive 30 export the first control signal and to the right Source drive 40 export the second control signal.
The presetting rule of the present embodiment is the fractionation rule pre-set: can be point rule such as left and right, is namely split as LVDS signal corresponding to LVDS signal corresponding to liquid crystal display left half screen region and right half screen region; Certainly, also can be and split in the left and right of other ratios.
The present embodiment is split as example with point rules such as left and right below, is described in detail to the present embodiment.The high definition display module of the present embodiment is converted to corresponding LVDS signal successively by splitting the two picture group image signals obtained, two picture group image signals are priority conversion process, then graphics processing unit 12 once only need process a picture group image signal, such as, image processor 10 picture signal of 1920 × 1080 can be split as two group 960 × 1080 picture signal (namely adopt left and right wait point rule) carry out conversion processing successively, then final obtain on high cls 50 1920 × 1080 picture signal (i.e. the signal split picture signal together of two group 960 × 1080), increase the image-capable of image processor 10, thus image processor 10 that processing power is lower can be adopted to realize high cls 50 show, reduce the cost of high definition display module.
Further, the high definition display module of the present embodiment, the preferred left Source drive 30 of the present embodiment and right Source drive 40 are by opening its signal input interface and signal output interface to open outputs, and left Source drive 30 and right Source drive 40 pass through its signal input interface of closedown or signal output interface to close output.In its signal input interface and signal output interface one interface (signal input interface or signal output interface) can preferably keep often opening by left Source drive 30 and right Source drive 40, by controlling unlatching or the closedown of the another one interface in its signal input interface and signal output interface, can be controlled it and open output or close output.
In the present embodiment, left Source drive 30 and right Source drive 40 are by opening its signal input interface and signal output interface to open output, left Source drive 30 and right Source drive 40 are by closing its signal input interface or signal output interface to close output, make scheme more simple, more easily realize.
Further, in the present embodiment, left Source drive 30 and right Source drive 40 are all provided with the on-off circuit be connected on its signal input part or signal output part; The trigger end of the on-off circuit of left Source drive 30 connects image processor 10, receives the first control signal; The trigger end of the on-off circuit of right Source drive 40 connects image processor 10, receives the second control signal.Triggered the conducting/closedown of the on-off circuit of left Source drive 30 by the first control signal, export/close output with the unlatching controlling left Source drive 30; Triggered the conducting/closedown of the on-off circuit of right Source drive 40 by the second control signal, export/close output with the unlatching controlling right Source drive 40.First control signal and second control signal of the present embodiment can be preferably the two pulse signals that frequency is identical, direction is contrary; The conducting of the on-off circuit of left Source drive 30 and right Source drive 40 can be triggered by the high level of the first control signal and the second control signal respectively, and trigger the closedown of the on-off circuit of left Source drive 30 and right Source drive 40 respectively by the low level of the first control signal and the second control signal.
The preferred left Source drive 30 of the present embodiment and right Source drive 40 are all provided with the scheme of the on-off circuit be connected on its signal input part or signal output part, make the control mode of image processor 10 to left Source drive 30 and right Source drive 40 more directly simple, be more conducive to debugging and maintenance.
The present invention also provides a kind of display packing based on above-mentioned high definition display module, and the concrete structure of this high definition display module and scheme can refer to above-described embodiment and Fig. 1 and Fig. 2.
With reference to the schematic flow sheet that Fig. 4, Fig. 4 are display packing one embodiment of high definition display module of the present invention.
In one embodiment, this display packing comprises:
Step S10, when image processor receives picture signal, splits each frame image signal received and is converted to two groups of LVDS signals;
Step S20, exports two groups of LVDS signals to LVDS output interface successively, and left Source drive export the first control signal and to the right Source drive export the second control signal; Open output for left Source drive according to the first control signal, right Source drive is closed according to the second control signal and is exported; Or close output for left Source drive according to the first control signal, right Source drive is opened according to the second control signal and is exported simultaneously.
The display packing of the high definition display module of the present embodiment, each frame image signal received is split the two groups of LVDS signals be converted to export through LVDS output interface successively, non-concurrent exports, then image processor exports these two groups of LVDS signals without the need to two LVDS output interface correspondences, these two groups of LVDS signals share same LVDS output interface, therefore, image processor is only adopted need by a LVDS output interface, image processor is made to decrease a LVDS output interface, namely decrease one group of LVDS differential lines, thus reduce the PCB space that LVDS differential lines takies.
With reference to the schematic flow sheet that Fig. 5, Fig. 5 are display packing two embodiment of high definition display module of the present invention.
The present embodiment display packing is based on the technical scheme of display packing one embodiment.In the present embodiment step S10, each frame image signal received fractionation is converted to two groups of LVDS signals and comprises:
Step S101, is split as two picture group image signals by each frame image signal received according to presetting rule;
The presetting rule of the present embodiment is the fractionation rule pre-set: can be point rule such as left and right, is namely split as LVDS signal corresponding to LVDS signal corresponding to liquid crystal display left half screen region and right half screen region; Certainly, also can be and split in the left and right of other ratios.
Step S102, is converted to two groups of corresponding LVDS signals successively by splitting the two picture group image signals obtained.
The present embodiment is split as example with point rules such as left and right below, is described in detail to the present embodiment.The display packing of the present embodiment high definition display module is converted to corresponding LVDS signal successively by splitting the two picture group image signals obtained, two picture group image signals are priority conversion process, then graphics processing unit once only need process a picture group image signal, such as, the picture signal that the picture signal of 1920 × 1080 can be split as two group 960 × 1080 by image processor carries out conversion processing successively, then final obtain on high cls 1920 × 1080 picture signal (i.e. the signal split picture signal together of two group 960 × 1080), increase the image-capable of image processor, thus the lower image processor of processing power can be adopted to realize high definition screen display show, reduce the cost of high definition display module.
First control signal of the present embodiment and the second control signal can optimized frequency is identical, direction is contrary two pulse signals.The conducting of the left Source drive of high definition display module and the on-off circuit of right Source drive can be triggered by the high level of the first control signal and the second control signal respectively, and trigger the closedown of the on-off circuit of left Source drive and right Source drive respectively by the low level of the first control signal and the second control signal.
The foregoing is only the preferred embodiments of the present invention; not thereby the scope of the claims of the present invention is limited; every utilize instructions of the present invention and accompanying drawing content to do equivalent structure or equivalent flow process conversion; or be directly or indirectly used in other relevant technical fields, be all in like manner included in scope of patent protection of the present invention.

Claims (8)

1. a high definition display module, it is characterized in that, described high definition display module comprises clock controller, left Source drive, right Source drive and image processor, described image processor has a LVDS output interface, and the LVDS output interface of described image processor connects two signal input interfaces of described clock controller; Described image processor connects described left Source drive and right Source drive respectively; Two signal output interfaces of described clock controller are connected respectively the signal input interface of described left Source drive and the signal input interface of described right Source drive, wherein:
Each frame image signal received splits and is converted to two groups of LVDS signals by described image processor, and described two groups of LVDS signals are exported through its LVDS output interface successively, export the first control signal to described left Source drive simultaneously and export the second control signal to described right Source drive;
Described left Source drive is opened according to described first control signal and is exported, and described right Source drive is closed according to described second control signal and exported simultaneously; Or described left Source drive is closed according to described first control signal and exported, described right Source drive is opened according to described second control signal and is exported simultaneously.
2. high definition display module as claimed in claim 1, is characterized in that, the graphics processing unit that described image processor comprises control module and is connected with control module, wherein:
Each frame image signal received is split as two picture group image signals according to presetting rule for controlling described graphics processing unit by described control module, be converted to two groups of corresponding LVDS signals successively by splitting the two picture group image signals that obtain, and control described graphics processing unit and export described two groups of LVDS signals to described LVDS output interface successively and export;
Described control module also for being exported to by described two groups of LVDS signals at the described graphics processing unit of control while described LVDS output interface carries out exporting successively, exporting the first control signal to described left Source drive and exporting the second control signal to described right Source drive.
3. high definition display module as claimed in claim 1, it is characterized in that, described first control signal and the second control signal are the two pulse signals that frequency is identical, direction is contrary.
4. the high definition display module according to any one of claim 1-3, it is characterized in that, described left Source drive and right Source drive are by opening its signal input interface and signal output interface to open outputs, and described left Source drive and right Source drive pass through its signal input interface of closedown or signal output interface to close output.
5. high definition display module as claimed in claim 4, is characterized in that, described left Source drive and right Source drive are all provided with the on-off circuit be connected on its signal input part or signal output part; The trigger end of the on-off circuit of described left Source drive connects described image processor, receives described first control signal; The trigger end of the on-off circuit of described right Source drive connects described image processor, receives described second control signal.
6. based on a display packing for the high definition display module as described in any one of claim 1-5, it is characterized in that, described display packing comprises step:
When described image processor receives picture signal, each frame image signal received is split and is converted to two groups of LVDS signals;
Described two groups of LVDS signals are exported through described LVDS output interface successively, and exports the first control signal to described left Source drive and export the second control signal to described right Source drive; Open output for described left Source drive according to described first control signal, described right Source drive is closed according to described second control signal and is exported; Or close output for described left Source drive according to described first control signal, described right Source drive is opened according to described second control signal and is exported simultaneously.
7. display packing as claimed in claim 6, is characterized in that, described fractionation by each frame image signal received is converted to two groups of LVDS signals and comprises:
Each frame image signal received is split as two picture group image signals according to presetting rule;
Two groups of corresponding LVDS signals are converted to successively by splitting the described two picture group image signals obtained.
8. display packing as claimed in claim 6, it is characterized in that, described first control signal and the second control signal are the two pulse signals that frequency is identical, direction is contrary.
CN201410295111.XA 2014-06-25 2014-06-25 High definition display module and its display methods Active CN105321495B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410295111.XA CN105321495B (en) 2014-06-25 2014-06-25 High definition display module and its display methods

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410295111.XA CN105321495B (en) 2014-06-25 2014-06-25 High definition display module and its display methods

Publications (2)

Publication Number Publication Date
CN105321495A true CN105321495A (en) 2016-02-10
CN105321495B CN105321495B (en) 2017-11-03

Family

ID=55248753

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410295111.XA Active CN105321495B (en) 2014-06-25 2014-06-25 High definition display module and its display methods

Country Status (1)

Country Link
CN (1) CN105321495B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107045861A (en) * 2017-03-24 2017-08-15 惠科股份有限公司 Differential signaling circuit and display device
CN111343386A (en) * 2018-12-19 2020-06-26 北京小米移动软件有限公司 Image signal processing method and device, electronic device and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101604077A (en) * 2008-06-10 2009-12-16 乐金显示有限公司 A kind of proving installation of LCD MODULE
CN101783114A (en) * 2009-01-19 2010-07-21 深圳市新超亮特种显示设备有限公司 Dynamic backlight control system for LCD partitioning
CN101783118A (en) * 2009-01-15 2010-07-21 深圳市新超亮特种显示设备有限公司 Novel LCD (Liquid Crystal Display) double energy-saving control module
US20120106688A1 (en) * 2007-12-04 2012-05-03 Synopsys, Inc. Data Recovery Architecture (CDR) For Low-Voltage Differential Signaling (LVDS) Video Transceiver Applications
JP2012195911A (en) * 2011-03-18 2012-10-11 Toshiba Corp Level shift circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120106688A1 (en) * 2007-12-04 2012-05-03 Synopsys, Inc. Data Recovery Architecture (CDR) For Low-Voltage Differential Signaling (LVDS) Video Transceiver Applications
CN101604077A (en) * 2008-06-10 2009-12-16 乐金显示有限公司 A kind of proving installation of LCD MODULE
CN101783118A (en) * 2009-01-15 2010-07-21 深圳市新超亮特种显示设备有限公司 Novel LCD (Liquid Crystal Display) double energy-saving control module
CN101783114A (en) * 2009-01-19 2010-07-21 深圳市新超亮特种显示设备有限公司 Dynamic backlight control system for LCD partitioning
JP2012195911A (en) * 2011-03-18 2012-10-11 Toshiba Corp Level shift circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107045861A (en) * 2017-03-24 2017-08-15 惠科股份有限公司 Differential signaling circuit and display device
CN111343386A (en) * 2018-12-19 2020-06-26 北京小米移动软件有限公司 Image signal processing method and device, electronic device and storage medium
CN111343386B (en) * 2018-12-19 2022-03-25 北京小米移动软件有限公司 Image signal processing method and device, electronic device and storage medium

Also Published As

Publication number Publication date
CN105321495B (en) 2017-11-03

Similar Documents

Publication Publication Date Title
CN103794172B (en) A kind of interface conversion circuit, displaying panel driving method and display device
CN106210593B (en) Display control unit, display control method and display device
CN103745703A (en) Driving circuit of liquid crystal display panel, liquid crystal display panel and liquid crystal display device
US9613555B2 (en) Pixel driving circuit including signal splitting circuits, driving method, display panel, and display device
US9508277B2 (en) Display device, driving method of display device and data processing and outputting method of timing control circuit
KR20100123138A (en) Display apparatus
KR101434312B1 (en) Timing Control Unit and Apparatus and Method for Displaying using thereof
TWI514844B (en) Timing controller with video format conversion, method therefor, and display system
CN103941508A (en) Pixel structure and liquid crystal display device
CN103956149A (en) Displayer, display system and data processing method
CN114267293B (en) Display device and display method thereof
US20170017345A1 (en) Touch display apparatus, driving circuit thereof and driving method therefor, and electronic apparatus
CN108053784B (en) System and method for testing high-speed image signal source
CN102456328A (en) Liquid crystal display device and driving method thereof as well as liquid crystal television
US20150187300A1 (en) Driving circuit of lcd panel, the lcd panel, and lcd device
CN102162927A (en) Liquid crystal display system and method for generating stereo image effect by adjusting backlight luminance
CN102651205A (en) Control method used for white light emitting diode (LED) direct type dynamic backlight
CN105321495A (en) High-definition display module and display method thereof
CN104269153A (en) Liquid crystal display panel, driving structure and driving method thereof
CN103544926A (en) Liquid crystal display panel and display device
CN205810348U (en) A kind of mosaic screen control system
CN105336301A (en) Liquid crystal display device
CN107123406A (en) A kind of display driver and display device
CN203588650U (en) Display module gray scale expansion circuit
CN203761466U (en) Image processing device and input cards thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant