CN105306154B - Transmitting detection unit and its implementation based on FPGA - Google Patents

Transmitting detection unit and its implementation based on FPGA Download PDF

Info

Publication number
CN105306154B
CN105306154B CN201510623014.3A CN201510623014A CN105306154B CN 105306154 B CN105306154 B CN 105306154B CN 201510623014 A CN201510623014 A CN 201510623014A CN 105306154 B CN105306154 B CN 105306154B
Authority
CN
China
Prior art keywords
data
fpga
signal
module
power amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510623014.3A
Other languages
Chinese (zh)
Other versions
CN105306154A (en
Inventor
任娟
文明
董卫珍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
No726 Research Institute Of China Shipbuilding Industry Corp
Original Assignee
No726 Research Institute Of China Shipbuilding Industry Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by No726 Research Institute Of China Shipbuilding Industry Corp filed Critical No726 Research Institute Of China Shipbuilding Industry Corp
Priority to CN201510623014.3A priority Critical patent/CN105306154B/en
Publication of CN105306154A publication Critical patent/CN105306154A/en
Application granted granted Critical
Publication of CN105306154B publication Critical patent/CN105306154B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The present invention provides a kind of transmitting detection unit and its implementation based on FPGA, including:AD acquisition control modules, serial communication modular, temperature collecting module, transmission control module, wherein, the control to the AD acquisition control modules, serial communication modular, temperature collecting module, transmission control module is realized using the logical program of FPGA.Within each cycle time, synchronizing signal triggering AD acquisition control modules are started to work, and the analog signal for inputting AD is converted to digital signal.After AD conversion is complete needs the last one data point acquired, transmission control module reads out the Wave data being stored in RAM sequence, detection data is sent to host computer by serial ports according still further to data format as defined in serial port communicating protocol, is come out by the aobvious direct real-time display in control interface of host computer.Information processing real-time high-efficiency of the present invention, multichannel collecting, system structure are simple, storage resource expends less, transmission range is long and noise immunity is good.

Description

Transmitting detection unit and its implementation based on FPGA
Technical field
The present invention relates to power amplifier in transmitter Air conduct measurement fields, and in particular, to transmitting detection unit based on FPGA and Its implementation.
Background technology
Transmitter is the important component of system, provides high-power transmitting signal for system, its stability is to entire System is most important.And emit equipment general structure it is more complicated and dismounting get up it is relatively difficult, Measuring error is all inconvenient, because This needs to carry out real-time online detection to the important output signal of transmitting extension set each unit or module.This requires emit machine testing Circuit can detect the abnormal simultaneously real-time report of transmitter in time, so that maintenance personnel judges abnormal source, timely processing prevents from emitting Machine works under abnormal state, damages transmitter and other subsystems.
The serial ports that previous transmitter detection circuit completes information processing and information using microcontroller always transmits.Microcontroller Although with powerful information processing, logic analysis, decision judgement, microcontroller there are it is unconquerable the shortcomings that and it is weak Point:Low speed -- microcontroller completes various functions by execute instruction, no matter when how high working clock frequency or how good instruction Sequence, queuing type serial command executive mode make operating rate and efficiency have a greatly reduced quality.It is adopted in high speed real-time simulation, high-speed data Collection etc. seems unable to do what one wishes;Reset working method -- at the beginning of microcontroller works, experience reseting procedure need to be taken a period of time.Work It when making, under certain interference catastrophe, can also reset, complicated reseting procedure is probably insecure of work Source;Program fleet -- accidentalia can cause program fleet, although having " house dog " or other interference protection measures, extremely multiple In the case of miscellaneous, the program of microcontroller, hence into " crash " state, influences the reliability of transmitter there are still winged possibility is run. In addition, in SCM system, the chip of microcontroller is electric by the logic being made of in printed board and system other integrated circuits Road is connected, once changing design, may make a plate again, extends the development cycle.
As microelectric technique develops rapidly, footprint is increasing, produces Complex Programmable Logic Devices CPLD and on-site programmable gate array FPGA.Compared with previous PAL and GAL devices, these devices contain it is large number of can Programmed logic macroelement or logical block, scale is big, and combination ability is strong, is designed to the logic circuit of Various Functions, be suitable for sequential, The logic circuits such as combination.The clamp level of FPGA device input pin and the original level of output pin can be preset, and one opens For machine immediately with regard to that can reach predetermined level, state is clear and definite.The input signal of each logic macrocell or logical block only needs several nanoseconds to several Ten nanoseconds just reflected output terminal.Effectiveness is very high, is suitble to the occasions such as high-speed sampling.Programmable logic macroelement is patrolled Interconnecting line between volume block is influenced small in same encapsulation by external interference, and electromagnetic compatibility (EMC) performance is good.However, pair setting For meter person, FPGA device biggest advantage is can field programming.Need not change outside line plate when changing logical relation, Only it need to change circuit with graphic language program or Hardware Description Language Program, generation downloads software for editing, passes through download cable FPGA device is inputted, it is very convenient, new product trial-production is particularly conducive to, the development cycle can be greatly shortened.
Than the benefit that more recent technology is brought, set forth herein a kind of transmitting detection techniques based on FPGA, it can not only Working condition, acquisition signal source output waveform and the envelope signal of power amplifier output of the power amplifier channel of detection transmitting in real time, moreover it is possible to supervise The flooded condition of the temperature emitted in storehouse, the operating attitude of circuit board and electronic compartment bottom electrode is surveyed, and will using serial communication Detection data is sent to host computer, improves the Measuring error of equipment, and the high efficient and reliable safe operation for transmitter is escorted shield Boat.
Invention content
For deficiency of the prior art, the object of the present invention is to provide a kind of transmitting detection unit based on FPGA and its Implementation method.
According to the transmitting detection unit provided by the invention based on FPGA, including:AD acquisition control modules, serial communication mould Block, temperature collecting module, transmission control module, wherein, using FPGA logical program realize to the AD acquisition control modules, The control of serial communication modular, temperature collecting module, transmission control module;
The AD acquisition control modules are used to acquire power amplifier channel envelope signal, signal source waveform, synchronizing signal, power amplifier The voltage of plate rectification module output and the insulation voltage value of electronics storehouse bottom electrode;
The serial communication modular is used to implement with electronic compass, external circuit into row data communication;
The temperature collecting module is used to that the data of temperature sensor to be controlled to acquire;
Transmission control module is used to the collected analog signal of AD acquisition control modules is converted to digital signal, and will The collected data of the digital signal, temperature sensor are sent to upper according to data format as defined in serial port communicating protocol Machine.
Preferably, the AD acquisition control modules include seven AD collectors, wherein:
Two AD collectors are used to acquire the insulation of the voltage and electronics storehouse bottom electrode of the output of power board rectification module Voltage value, each AD collector in the two AD collectors are supported the input of four tunnels, are triggered per inputting all the way in synchronizing signal After conversion, 60 data points are acquired, and this corresponding sampled value of 60 data points is compared, be maximized as one In the ram in slice of the sampled result deposit FPGA in period;
The signal of remaining five AD collectors acquisition includes:Multichannel power amplifier envelope signal, the waveform of signal source output, synchronization Signal;In each cycle time, 60 data points of acquisition in order are inputted all the way to every, together with the maximum inside 60 data Value is stored in RAM together.
Preferably, the serial communication modular includes two serial port chips, and one of serial port chip is set as half-duplex Operating mode, by backplane connector with there is the electronic compass of RS485 interfaces into row data communication;Another serial port chip is set Full duplex operating mode is set to, and serial port protocol is defined as 4 line difference systems, baud rate 38400bps, 8 data bit, 1 is stopped Stop bit, no parity;Serial communication control module is based on by being built between serial port chip and connector and the external circuit board The serial ports transmission channel of RS422 interfaces.
Preferably, the temperature collecting module is DS18B20, and the data of temperature sensor is controlled to acquire, utilize single number The input and the output of data instructed according to line.
Preferably, the transmission control module was used within each cycle time, synchronizing signal triggering AD acquisition control moulds BOB(beginning of block) works, and the analog signal for inputting AD is converted to digital signal, after AD collectors have acquired data, transmission control mould Block reads out the Wave data being stored in RAM sequence, will emit according still further to data format as defined in serial port communicating protocol Storehouse temperature, electronics storehouse insulating electrode voltage value, power amplifier work state, the output voltage values of rectification module, signal source voltage value and Waveform envelope data, synchronizing signal voltage value and waveform envelope data, power amplifier channel voltage value and waveform envelope data pass through string Mouth is sent to host computer.
According to the implementation method of the transmitting detection unit provided by the invention based on FPGA, include the following steps:
Signal acquisition step:AD converter acquisition power amplifier channel envelope signal, signal source waveform and synchronizing signal;
Voltage acquisition step:The voltage of AD converter acquisition power board rectification module output, electronics storehouse bottom electrode it is exhausted Edge voltage value;
Power amplifier channel status and sensor data acquisition step:Acquire the number of power amplifier channels operation state and temperature sensor According to;
Data upload step:Using serial ports transmission chip with external electrical compass into row data communication, and will by serial ports The gathered data of transmitting detection unit is sent to the external circuit board, and the gathered data of the transmitting detection unit includes:Power amplifier leads to The insulation of voltage, electronics storehouse bottom electrode that road envelope signal, signal source waveform, synchronizing signal, power board rectification module export The data of voltage value, power amplifier channels operation state and temperature sensor;
Hardware module rate-determining steps:AD acquisition control modules, serial communication modular, temperature are realized using the logical program of FPGA Spend the control of acquisition module and transmission control module.
Preferably, the signal acquisition step includes:Multichannel envelope signal that power amplifier in transmitter channel is exported, signal source The synchronizing signal that the waveform and triggering power amplifier of output are started to work exports after operational amplifier carries out isolation filter adopts to AD Storage.
Preferably, the voltage acquisition step includes:The voltage that power board rectification module is exported and electronics orlop portion The insulation voltage value of electrode exports after operational amplifier carries out isolation filter and gives AD collectors, when collecting electronics orlop portion When electrode insulation resistance is relatively low, cut-out electronics storehouse power supply;According to collected electrode insulation resistance value come judge electronics storehouse whether into Water exports high level if resistance value is less than 1M Ω, if resistance value exports low level more than or equal to 1M Ω, wherein low level represents electricity Sub- storehouse does not intake, and high level represents the water inlet of electronics storehouse.
Preferably, the power amplifier channel status and sensor data acquisition step include:It is exported by power amplifier work state Interface acquires power amplifier channel status information, is passed using the DS18B20 chip-controlled temperatures of DALLAS SEMICONDUCTOR companies Sensor collecting temperature value, and realize networking multi-point temperature measurement.
Preferably, the hardware module rate-determining steps include:Select Xilinx companies Virtex-5 family chips XC5VLX30T-1FFG323I, the family chip XC5VLX30T-1FFG323I have 2400 CLBs, 172 available I/O, And realize AD acquisition control modules, serial communication modular, temperature collecting module and transmission control mould using hardware description language The control of block.
Compared with prior art, the present invention has following advantageous effect:
1st, the implementation method of the transmitting detection unit provided by the invention based on FPGA uses multichannel collecting, information processing Real-time high-efficiency.
2nd, the transmitting detection unit provided by the invention based on FPGA is simple in structure, using large scale integrated chip (LSI chip), simplifies System design.
3rd, the implementation method storage resource of the transmitting detection unit provided by the invention based on FPGA expends few, transmission range Long, noise immunity is good.
Description of the drawings
Upon reading the detailed description of non-limiting embodiments with reference to the following drawings, other feature of the invention, Objects and advantages will become more apparent upon:
Fig. 1 is the hardware block diagram of the present invention;
Fig. 2 is the power amplifier output envelope acquisition interface circuit diagram of the present invention;
Fig. 3 is the power amplifier state acquisition interface circuit figure of the present invention;
Fig. 4 is the fpga logic structure diagram of the present invention;
Fig. 5 is the sequential processing figure of the fpga logic program of the present invention.
Specific embodiment
With reference to specific embodiment, the present invention is described in detail.Following embodiment will be helpful to the technology of this field Personnel further understand the present invention, but the invention is not limited in any way.It should be pointed out that the ordinary skill to this field For personnel, without departing from the inventive concept of the premise, various modifications and improvements can be made.These belong to the present invention Protection domain.
The realization process of the present invention is such:Within each cycle time, synchronizing signal triggering AD acquisition control modules It starts to work, the analog signal for inputting AD is converted into digital signal.The last one data point acquired is needed when AD conversion is complete Later, transmission control module reads out the Wave data being stored in RAM sequence, according still further to as defined in serial port communicating protocol Detection data is sent to host computer by data format by serial ports, is come out by the aobvious direct real-time display in control interface of host computer.
The present invention includes the following steps:
Step S1, the signals such as AD converter acquisition power amplifier channel envelope signal, signal source waveform and synchronization:
The multichannel envelope signal of power amplifier in transmitter channel output, the waveform of signal source output and triggering power amplifier start work The circuit board that the signals such as the synchronization of work are designed through the backplane connector input present invention, isolation filter is carried out by operational amplifier on plate After export give AD acquisition.These signals devise altogether 5 AD and carry out data acquisition.AD converter selects AD7923BRU, it has Have the analog/digital converter of 12 CMOS four-ways, most fast data processing rate up to 200kSPS, operating voltage amplitude by 2.7V to 5.25V, application scenario is wide, and performance stablizes low in energy consumption, the high speed serial port with 3 lines, convenient to be led to FPGA Letter.Further, including:Power amplifier channel envelope signal, signal source waveform and the AD acquisitions of the signals such as synchronous, power board rectification The AD of module output voltage and electronics storehouse insulating electrode voltage value is acquired, the data of power amplifier channels operation state and temperature sensor The serial ports transmission of the Read-write Catrol and upload data of acquisition and electronic compass.Information processing real-time high-efficiency of the present invention, multichannel Acquisition, system structure is simple, storage resource expends less, transmission range is long and noise immunity is good.
Step S2, the voltage of AD converter acquisition power board rectification module output, the insulation voltage of electronics storehouse bottom electrode Value:
The voltage of power board rectification module output and the insulation voltage value of electronics storehouse bottom electrode are through backplane connector The circuit board that the input present invention designs is acquired by being exported after operational amplifier progress isolation filter on plate to AD.These signals one 2 AD has been selected to carry out data acquisition altogether.When collect electronics orlop portion electrode insulation resistance it is relatively low when, should cut off electronics storehouse electricity Source, in case destructive damage occurs for circuit unit in storehouse.Detection unit judges electronics storehouse according to collected electrode resistance value Whether intake, when resistance value is less than 1M Ω, export high level.The circuit board has also been devised RC retardation ratio circuit, ensure electronics storehouse not into Water and low level state when powering on, malfunction to prevent power cutting circuit.
Step S3, power amplifier channels operation state, the acquisition of the data of temperature sensor:
Power board Shang Mei roads power amplifier has power amplifier work state output interface.The interface circuit uses optocoupler by power amplifier It is isolated with detection circuit, ensure that the safety of transmitting detection module.The interface is OC, is needed in transmitting detection cell circuit Bus driver chip input terminal add the resistance of drop-down 47K Ω, low level represents that power amplifier is abnormal, including guard mode and without board State;High level represents that power amplifier is in normal condition.
In order to monitor the electronics storehouse temperature of transmitter, it is ensured that underwater equipment is in normal operating conditions, and the present invention is in circuit Temperature sensor is devised on plate, selects the DS18B20 chips of DALLAS SEMICONDUCTOR companies, it supports multiple spot networking Function can realize networking multi-point temperature measurement, and do not need to any peripheral cell in use, whole sensing elements with multiple parallel connections And conversion circuit is integrated in the encapsulated circuit of a very little, it can be achieved that high precision measuring temperature, speed faster, there is extremely strong resisting to do Disturb error correcting capability.
Step S4, the Read-write Catrol of electronic compass and the serial ports transmission for uploading data:
In order to determine that transmitting equipment hangs position, whole system is made be in ideal operating attitude, it is of the invention in circuit The serial transmission chip based on RS485 interfaces is devised on plate, is utilized to external electrical compass into row data communication, thus Roll, pitching and the course information of collecting device.Serial port chip selects the MAX491 chips of MAXIM companies, support full duplex or Semiduplex mode, data transmission rate reach as high as 2.5Mbps, and transmission range is up to upper km, and encapsulation low power consumption is low, and transmitting-receiving is enabled It can individually control, using flexible.
Meanwhile the gathered data for emitting detection unit needs to be sent to transmission control panel by serial ports, until host computer, by The aobvious control interface of host computer carries out Real time displaying, so as to fulfill the real-time monitoring of transmitter.This partial function select MAX491 and One 9 core connector is realized:MAX491 is in full duplex operating mode, plug extended line and the string on bottom plate of 9 core connectors Port communications socket connector plug extended line is connected.
Step S5, FPGA acquire the logical design of transmission control module:
The design core of the present invention is that the logical program of FPGA is write and is realized with hardware capability.FPGA selects Xilinx public Virtex-5 family chip XC5VLX30T-1FFG323I are taken charge of, there are 2400 CLBs, 172 available I/O, 1296Kb BlockRam, logic and storage resource are enriched, and the core operational voltage of 1.0V, 1.2 to 3.3V I/O pin operating voltage ensure The low-power consumption output of FPGA.XC5VLX30T also possesses high performance digital dock management module, can to clock carry out frequency multiplication, A variety of processing such as frequency dividing and phase shift, have very excellent digital signal processing capability.Hardware circuit major design 7 AD, 2 A serial port chip and 1 temperature sensor, using hardware description language realize AD acquisition control modules, serial communication modular, Temperature collecting module and transmission control module:
AD acquisition control modules:7 AD acquisition control modules of example in the logical program of FPGA.Wherein 2 AD are used for Acquire the voltage of power board rectification module output and the insulation voltage value of electronics storehouse bottom electrode.Each AD supports that 4 roads are defeated Enter, per inputting all the way after synchronizing signal triggering conversion, acquire 60 data points, and this 60 sampled values are compared, It is maximized in the ram in slice as the sampled result deposit FPGA of a cycle.Other 5 AD are used to acquire multichannel power amplifier packet The signals such as network signal, the waveform of signal source output and synchronization.In each cycle time, every input all the way is adopted in order Collect 60 data points, be stored in RAM together with the maximum value inside 60 data.
Serial communication modular:2 serial communication control modules of example in the logical program of FPGA.One of serial ports core Piece is designed to half-duplex operating mode, by backplane connector with having the electronic compass of RS485 interfaces into row data communication. The interface communications protocol that FPGA is provided according to electronic compass periodically sends out control instruction to it, and receives electronic compass output The information such as roll, pitching and course.The LED light that serial ports sends and receives data is also devised on circuit board so that program Operation result is very clear.Another serial port chip is designed to full duplex operating mode, and serial port protocol is defined as 4 line difference systems, 38400,8 data bit of baud rate, 1 stop position, no parity.Serial communication control module is by serial port chip and patches The serial ports transmission channel based on RS422 interfaces is built between part and the external circuit board.
Temperature collecting module:DS18B20 has unique one-wire interface, only needs 1 interface pin that can communicate, does not need to Outer member, the power supply of data available line.This subprogram is mainly responsible for the data acquisition of control temperature sensor, utilizes single number The input and the output of data instructed according to line.
Transmission control module:Within each cycle time, synchronizing signal triggering AD acquisition control modules are started to work, will be defeated The analog signal for entering AD is converted to digital signal.After AD conversion is complete needs the last one data point acquired, transmission control Module reads out the Wave data being stored in RAM sequence, will be sent out according still further to data format as defined in serial port communicating protocol Penetrate storehouse temperature, electronics storehouse insulating electrode voltage value, power amplifier work state, the output voltage values of rectification module, signal source voltage value And the inspections such as waveform envelope data, synchronizing signal voltage value and waveform envelope data, power amplifier channel voltage value and waveform envelope data Measured data is sent to host computer by serial ports, is come out by the aobvious direct real-time display in control interface of host computer.If it is not received by The synchronizing signal that host computer is sent, then the data acquisition of AD and serial ports transmission can all be stopped, therefore to detection unit reality Show controllable in real time.The LED indication of the input of instruction synchronizing signal and serial ports transmission data has also been devised in the present invention on circuit boards Lamp so that program operation result can estimate, and be conducive to the monitoring of circuit board working condition.
The envelope signals such as the power amplifier channel by backplane connector input are defeated after operational amplifier progress isolation filter Enter AD converter, ensure that transmitting power amplifier partitioned signal does not affect detection unit signal, be conducive to AD converter and stablize acquisition The analog signal of input.
By backplane connector input the signals such as power board rectification module supply voltage through operational amplifier isolation filter it After input AD converter, ensure that power amplifier partitioned signal does not affect detection unit signal, be conducive to AD converter stablize acquisition The analog signal of input;RC retardation ratio circuit has also been devised in the circuit board, ensures low level shape when electronics storehouse does not intake and powers on State malfunctions to prevent power cutting circuit.
FPGA is inputted after the isolation of data line driving chip by the power amplifier work state signal of backplane connector input, is ensured The safety of FPGA normal works;Small package temperature sensor is also selected in the invention, it can be achieved that high precision measuring temperature, speed is more Soon, there is extremely strong anti-interference error-correcting ability.
Serial port chip MAX491 is selected to be written and read control to electronic compass and completes the upload of detection data, is based on The agreement and Interface design of fpga logic program be not simply numerous and diverse, is conducive to the maintenance and maintenance of element circuit plate.
Using hardware description language, FPGA realize AD acquisition control modules, serial communication modular, temperature collecting module with And transmission control module, it is uploaded by synchronizing signal triggering AD acquisitions and data, realizes the on line real time control to detection unit.
Specifically, by the way that AD is controlled to acquire the output voltage values of rectification module, signal source voltage value and waveform envelope in real time Data, synchronizing signal voltage value and waveform envelope data, power amplifier channel voltage value and waveform envelope data, together with the hair detected It penetrates the data such as storehouse temperature, electronics storehouse insulating electrode voltage value, power amplifier work state and arranges packing together, transmitted finally by serial ports To host computer, testing result is gone out by the aobvious control interface real-time display of host computer.FPGA selects Xilinx company Virtex-5 series Chip XC5VLX30T-1FFG323I has 2400 CLBs, 172 available I/O, 1296Kb BlockRam, logic and storage Resourceful, the core operational voltage of 1.0V, 1.2 to 3.3V I/O pin operating voltage ensure that the low-power consumption output of FPGA. XC5VLX30T also possesses high performance digital dock management module, can carry out a variety of places such as frequency multiplication, frequency dividing and phase shift to clock Reason has very excellent digital signal processing capability, is used to implement the acquisition control and data transmission of various signals;AD turns Parallel operation selects AD7923BRU, it has the analog/digital converter of 12 CMOS four-ways, and most fast data processing rate is reachable 200kSPS, operating voltage amplitude is by 2.7V to 5.25V, and application scenario is wide, and performance stablizes low in energy consumption, the high speed string with 3 lines Row mouth, it is convenient to communicate with FPGA.
According to the logical program sequential processing figure of the hardware block diagram of Fig. 1, the fpga logic structure diagram of Fig. 4 and Fig. 5, After the synchronizing signal for receiving each period, AD acquisition modules control AD converter is started to work, and the simulation for inputting AD is believed Number be converted to digital signal.After complete the last one data point for needing to acquire of AD conversion, transmission control module will be stored in RAM In Wave data sequence read out, every detection data is sent to by serial ports according still further to serial port communicating protocol upper Machine goes out testing result by the aobvious control interface real-time display of host computer.
Specific embodiments of the present invention are described above.It is to be appreciated that the invention is not limited in above-mentioned Particular implementation, those skilled in the art can make various deformations or amendments within the scope of the claims, this not shadow Ring the substantive content of the present invention.

Claims (10)

1. a kind of transmitting detection unit based on FPGA, which is characterized in that including:AD acquisition control modules, serial communication modular, Temperature collecting module, transmission control module, wherein, it is realized using the logical program of FPGA to the AD acquisition control modules, string The control of port communications module, temperature collecting module, transmission control module;
The AD acquisition control modules are whole for acquiring power amplifier channel envelope signal, signal source waveform, synchronizing signal, power board The voltage of flow module output and the insulation voltage value of electronics storehouse bottom electrode;
The serial communication modular is used to implement with electronic compass, external circuit into row data communication;
The temperature collecting module is used to that the data of temperature sensor to be controlled to acquire;
Transmission control module is used to the collected analog signal of AD acquisition control modules is converted to digital signal, and by described in The collected data of digital signal, temperature sensor are sent to host computer according to data format as defined in serial port communicating protocol.
2. the transmitting detection unit according to claim 1 based on FPGA, which is characterized in that the AD acquisition control modules Including seven AD collectors, wherein:
Two AD collectors are used to acquire the voltage of power board rectification module output and the insulation voltage of electronics storehouse bottom electrode It is worth, each AD collector in the two AD collectors supports the input of four tunnels, and conversion is triggered in synchronizing signal per inputting all the way Later, 60 data points are acquired, and this corresponding sampled value of 60 data points is compared, are maximized as a cycle Sampled result deposit FPGA ram in slice in;
The signal of remaining five AD collectors acquisition includes:Multichannel power amplifier envelope signal, the waveform of signal source output, synchronous letter Number;In each cycle time, 60 data points of acquisition in order are inputted all the way to every, together with the maximum value inside 60 data It is stored in RAM together.
3. the transmitting detection unit according to claim 1 based on FPGA, which is characterized in that the serial communication modular packet Two serial port chips are included, one of serial port chip is set as half-duplex operating mode, by backplane connector with having RS485 The electronic compass of interface is into row data communication;Another serial port chip is set as full duplex operating mode, and serial port protocol is determined Justice is 4 line difference system, baud rate 38400bps, 8 data bit, 1 stop position, no parity;Serial communication control module By building the serial ports transmission channel based on RS422 interfaces between serial port chip and connector and the external circuit board.
4. the transmitting detection unit according to claim 1 based on FPGA, which is characterized in that the temperature collecting module is DS18B20 controls the data of temperature sensor to acquire, the input and the output of data instructed using single bus.
5. the transmitting detection unit according to claim 1 based on FPGA, which is characterized in that the transmission control module is used In within each cycle time, synchronizing signal triggering AD acquisition control modules are started to work, and the analog signal for inputting AD is converted For digital signal, after AD collectors have acquired data, transmission control module reads the Wave data being stored in RAM sequence Out, storehouse temperature, electronics storehouse insulating electrode voltage value, power amplifier work will be emitted according still further to data format as defined in serial port communicating protocol Make state, the output voltage values of rectification module, signal source voltage value and waveform envelope data, synchronizing signal voltage value and waveform packet Network data, power amplifier channel voltage value and waveform envelope data are sent to host computer by serial ports.
6. a kind of implementation method of the transmitting detection unit based on FPGA, which is characterized in that include the following steps:
Signal acquisition step:AD converter acquisition power amplifier channel envelope signal, signal source waveform and synchronizing signal;
Voltage acquisition step:The voltage of AD converter acquisition power board rectification module output, the insulated electro of electronics storehouse bottom electrode Pressure value;
Power amplifier channel status and sensor data acquisition step:Acquire power amplifier channels operation state and the data of temperature sensor;
Data upload step:Using serial ports transmission chip with external electrical compass into row data communication, and pass through serial ports by transmitting The gathered data of detection unit is sent to external circuit, and the gathered data of the transmitting detection unit includes:Power amplifier channel envelope Signal, signal source waveform, synchronizing signal, power board rectification module output voltage, electronics storehouse bottom electrode insulation voltage value, The data of power amplifier channels operation state and temperature sensor;
Hardware module rate-determining steps:Realize that AD acquisition control modules, serial communication modular, temperature are adopted using the logical program of FPGA Collect the control of module and transmission control module.
7. the implementation method of the transmitting detection unit according to claim 6 based on FPGA, which is characterized in that the signal Acquisition step includes:Multichannel envelope signal, the waveform of signal source output and the triggering power amplifier that power amplifier in transmitter channel is exported The synchronizing signal of start-up operation exports after operational amplifier carries out isolation filter and gives AD collectors.
8. the implementation method of the transmitting detection unit according to claim 6 based on FPGA, which is characterized in that the voltage Acquisition step includes:The voltage and the insulation voltage value of electronics storehouse bottom electrode that power board rectification module is exported pass through operation Amplifier exports after carrying out isolation filter and gives AD collectors, when collect electronics orlop portion electrode insulation resistance it is relatively low when, cut-out Electronics storehouse power supply;Judge whether electronics storehouse intakes according to collected electrode insulation resistance value, exported if resistance value is less than 1M Ω High level exports low level if resistance value is more than or equal to 1M Ω, and wherein low level represents that electronics storehouse does not intake, and high level represents electricity Sub- storehouse water inlet.
9. the implementation method of the transmitting detection unit according to claim 6 based on FPGA, which is characterized in that the power amplifier Channel status and sensor data acquisition step include:Power amplifier channel status is acquired by power amplifier work state output interface to believe Breath, using the DS18B20 chip-controlled temperature sensor collecting temperature values of DALLAS SEMICONDUCTOR companies, and realization group Net multi-point temperature measurement.
10. the implementation method of the transmitting detection unit according to claim 6 based on FPGA, which is characterized in that described hard Part module rate-determining steps include:Select Xilinx company Virtex-5 family chips XC5VLX30T-1FFG323I, the series Chip XC5VLX30T-1FFG323I has 2400 CLBs, 172 available I/O, and realizes that AD is adopted using hardware description language Collect the control of control module, serial communication modular, temperature collecting module and transmission control module.
CN201510623014.3A 2015-09-25 2015-09-25 Transmitting detection unit and its implementation based on FPGA Active CN105306154B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510623014.3A CN105306154B (en) 2015-09-25 2015-09-25 Transmitting detection unit and its implementation based on FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510623014.3A CN105306154B (en) 2015-09-25 2015-09-25 Transmitting detection unit and its implementation based on FPGA

Publications (2)

Publication Number Publication Date
CN105306154A CN105306154A (en) 2016-02-03
CN105306154B true CN105306154B (en) 2018-06-22

Family

ID=55202969

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510623014.3A Active CN105306154B (en) 2015-09-25 2015-09-25 Transmitting detection unit and its implementation based on FPGA

Country Status (1)

Country Link
CN (1) CN105306154B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106155973B (en) * 2016-07-26 2019-04-02 中国科学院上海应用物理研究所 The digital low control processor of energy flexible configuration clock frequency
CN109488886B (en) * 2017-09-11 2024-01-23 清华大学 Data line concentration system of detector in oil and gas pipeline and time sequence control method
CN110838892B (en) * 2019-11-19 2022-02-01 天津津航计算技术研究所 High-reliability merging and forwarding method for multi-path full-duplex serial port
CN110968005A (en) * 2019-12-10 2020-04-07 桂林理工大学 PMT gain adjustment based on FPGA remote regulation
CN111757023B (en) * 2020-07-01 2023-04-11 成都傅立叶电子科技有限公司 FPGA-based video interface diagnosis method and system
CN112565640B (en) * 2020-10-30 2022-09-27 北京时代民芯科技有限公司 Method and system for eliminating column noise of CMOS image sensor in nuclear environment
CN114726928A (en) * 2022-04-28 2022-07-08 上海芯超半导体科技有限公司 Signal conversion method, conversion device and information interaction system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104700659A (en) * 2014-07-28 2015-06-10 徐晶 Ship alarming method
CN104749560A (en) * 2015-04-20 2015-07-01 南京信息工程大学 Digital signal processor and digital signal processing method for ship-navigation radar

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10227063B2 (en) * 2004-02-26 2019-03-12 Geelux Holdings, Ltd. Method and apparatus for biological evaluation
CN101034944A (en) * 2007-04-03 2007-09-12 深圳市嵘兴实业发展有限公司 Multi-task and multi-user radio monitoring receiver and monitoring system
CN203133136U (en) * 2012-12-25 2013-08-14 长安大学 Testing device based on FPGA
CN204481976U (en) * 2015-04-07 2015-07-15 北京北广科技股份有限公司 A kind of data sampling apparatus for transmitter monitoring system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104700659A (en) * 2014-07-28 2015-06-10 徐晶 Ship alarming method
CN104749560A (en) * 2015-04-20 2015-07-01 南京信息工程大学 Digital signal processor and digital signal processing method for ship-navigation radar

Also Published As

Publication number Publication date
CN105306154A (en) 2016-02-03

Similar Documents

Publication Publication Date Title
CN105306154B (en) Transmitting detection unit and its implementation based on FPGA
CN105072008A (en) Bus topology-based modularized satellite platform electronic integrated information processing system
CN103700235B (en) A kind of power information gathers fault detection system and remote channel detection method thereof
CN104819847A (en) Miniature turbojet aero-engine ground measurement and control system
CN103986416B (en) A kind of portable light photovoltaic assembly monitoring side
CN206514881U (en) Soil and underground water detection device
CN201237737Y (en) Sequence event logging performance test apparatus
CN201656953U (en) DSP and CPLD based 1553B bus remote terminal interface circuit
CN202836819U (en) Multi-channel temperature acquisition circuit of intelligent electric power monitor
CN203856470U (en) Submersible underground temperature and pressure measurement device
CN103592912B (en) A kind of distributed-power TT&C system being applied to heavy launcher
CN209879495U (en) Information safety and reliability detection device for intelligent terminal and electricity meter
CN208422100U (en) A kind of electric energy meter collector with remote failure monitoring function
CN109412271A (en) Support the intelligent substation outdoor installation measure and control device of mixing sampling and mixing control
CN206132912U (en) A travelling wave pulse generator for direct current earthing pole line fault surveys
CN107786165A (en) A kind of photovoltaic battery array performance monitoring system based on ZigBee
CN107742416A (en) A kind of electricity meter parameter acquisition monitoring system based on wireless network
CN205280072U (en) A electronic module system for underwater measurement
CN203310532U (en) Multi-point temperature measurement device of unmanned substation
CN207995038U (en) A kind of photovoltaic battery array performance monitoring system based on ZigBee
CN206442409U (en) A kind of data acquisition node and Internet of things system
CN206862875U (en) Laser methane sensor
CN207114621U (en) Electric energy meter battery undervoltage detection means
CN220893331U (en) Multi-parameter multi-channel distributed synchronous measuring device
CN213633879U (en) Microclimate sensing device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant