CN104991884B - 异构多核SoC的体系结构设计方法 - Google Patents
异构多核SoC的体系结构设计方法 Download PDFInfo
- Publication number
- CN104991884B CN104991884B CN201510340625.7A CN201510340625A CN104991884B CN 104991884 B CN104991884 B CN 104991884B CN 201510340625 A CN201510340625 A CN 201510340625A CN 104991884 B CN104991884 B CN 104991884B
- Authority
- CN
- China
- Prior art keywords
- soc architecture
- architecture
- soc
- design
- run time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013461 design Methods 0.000 title claims abstract description 43
- 238000000034 method Methods 0.000 title claims abstract description 23
- 230000006870 function Effects 0.000 claims abstract description 31
- 238000004422 calculation algorithm Methods 0.000 claims abstract description 11
- 238000004088 simulation Methods 0.000 claims abstract description 7
- 238000012549 training Methods 0.000 claims abstract description 6
- 238000010801 machine learning Methods 0.000 claims abstract description 4
- 230000015654 memory Effects 0.000 claims description 20
- 230000002093 peripheral effect Effects 0.000 claims description 4
- 241001269238 Data Species 0.000 claims description 2
- 238000012545 processing Methods 0.000 claims description 2
- 230000005055 memory storage Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000009966 trimming Methods 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910021418 black silicon Inorganic materials 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 235000003642 hunger Nutrition 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000037351 starvation Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 230000000153 supplemental effect Effects 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Supply And Distribution Of Alternating Current (AREA)
Abstract
Description
消耗时间顺序 | 调用次数 | 函数名称 |
1 | 1006 | Gauss_f |
2 | 114000 | setJacobi_f |
3 | 54918 | addComplex_f |
4 | 54918 | mulComplex_f |
5 | 18024 | setComplex_f |
6 | 9423 | assignmentComplex_f |
7 | 1530 | setComplex_f |
8 | 1000 | JacobiMatrixForm_f |
9 | 1000 | CmpVariableParam_f |
10 | 1000 | reviseX_f |
11 | 258 | MulMatixComplex_f |
12 | 132 | setJacobiFault_f |
13 | 72 | absComplex_f |
14 | 27 | subComplex_f |
15 | 4 | JmatrixForm_f |
共38个函数 | …… | …… |
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510340625.7A CN104991884B (zh) | 2015-06-18 | 2015-06-18 | 异构多核SoC的体系结构设计方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510340625.7A CN104991884B (zh) | 2015-06-18 | 2015-06-18 | 异构多核SoC的体系结构设计方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104991884A CN104991884A (zh) | 2015-10-21 |
CN104991884B true CN104991884B (zh) | 2017-12-05 |
Family
ID=54303700
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510340625.7A Active CN104991884B (zh) | 2015-06-18 | 2015-06-18 | 异构多核SoC的体系结构设计方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104991884B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11775720B2 (en) | 2021-07-02 | 2023-10-03 | International Business Machines Corporation | Integrated circuit development using machine learning-based prediction of power, performance, and area |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106791847B (zh) * | 2016-12-05 | 2020-06-19 | 中国计量大学 | 一种视频编码芯片架构等效硬件复杂度及性能估计系统 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101980223B (zh) * | 2010-11-04 | 2012-03-14 | 浙江大学 | 应用于处理器结构和电路设计的功耗-性能优化方法 |
CN104536939A (zh) * | 2014-12-10 | 2015-04-22 | 中南林业科技大学 | 一种多核嵌入式高速缓冲存储器可配置节能调度的方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2882169B1 (fr) * | 2005-02-14 | 2007-05-25 | Cofluent Design Sarl | Procede de simulation d'un systeme complexe incluant une hierarchie d'ordonnanceurs, produit programme d'ordinateur et moyen de stockage correspondants |
-
2015
- 2015-06-18 CN CN201510340625.7A patent/CN104991884B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101980223B (zh) * | 2010-11-04 | 2012-03-14 | 浙江大学 | 应用于处理器结构和电路设计的功耗-性能优化方法 |
CN104536939A (zh) * | 2014-12-10 | 2015-04-22 | 中南林业科技大学 | 一种多核嵌入式高速缓冲存储器可配置节能调度的方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11775720B2 (en) | 2021-07-02 | 2023-10-03 | International Business Machines Corporation | Integrated circuit development using machine learning-based prediction of power, performance, and area |
Also Published As
Publication number | Publication date |
---|---|
CN104991884A (zh) | 2015-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107103113B (zh) | 面向神经网络处理器的自动化设计方法、装置及优化方法 | |
Murali et al. | An application-specific design methodology for on-chip crossbar generation | |
Ax et al. | CoreVA-MPSoC: A many-core architecture with tightly coupled shared and local data memories | |
Ganguly et al. | Towards energy efficient non-von neumann architectures for deep learning | |
Amiri et al. | FPGA-based soft-core processors for image processing applications | |
Nugteren et al. | The boat hull model: enabling performance prediction for parallel computing prior to code development | |
Xiao et al. | Plasticity-on-chip design: Exploiting self-similarity for data communications | |
Tagliavini et al. | Adrenaline: An openvx environment to optimize embedded vision applications on many-core accelerators | |
Pasricha et al. | COSMECA: Application specific co-synthesis of memory and communication architectures for MPSoC | |
Fell et al. | The marenostrum experimental exascale platform (MEEP) | |
CN104991884B (zh) | 异构多核SoC的体系结构设计方法 | |
CN104899385B (zh) | 异构多核的SoC设计评估系统 | |
Manor et al. | Using HW/SW codesign for deep neural network hardware accelerator targeting low-resources embedded processors | |
Flasskamp et al. | Performance estimation of streaming applications for hierarchical MPSoCs | |
Brandao et al. | Performance evaluation of optimized implementations of finite difference method for wave propagation problems on gpu architecture | |
Diamantopoulos et al. | A system-level transprecision FPGA accelerator for BLSTM using on-chip memory reshaping | |
Metz et al. | Towards neural hardware search: Power estimation of cnns for gpgpus with dynamic frequency scaling | |
Bytyn et al. | Dataflow aware mapping of convolutional neural networks onto many-core platforms with network-on-chip interconnect | |
Arasteh | Transaction-Level Modeling of Deep Neural Networks for Efficient Parallelism and Memory Accuracy | |
Klarhorst et al. | Development of energy models for design space exploration of embedded many-core systems | |
Bobda et al. | High-level synthesis of on-chip multiprocessor architectures based on answer set programming | |
Ma et al. | Performance estimation techniques with mpsoc transaction-accurate models | |
de Fine Licht et al. | Modeling and implementing high performance programs on fpga | |
Rasheedha et al. | Bitonic sorting on FPGA for energy and memory efficient mapping | |
Luo et al. | Configurable Deep Learning Accelerator with Bitwise-accurate Training and Verification |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171207 Address after: 102412 Beijing City, Fangshan District Yan Village Yan Fu Road No. 1 No. 11 building 4 layer 402 Patentee after: Beijing Si Lang science and Technology Co.,Ltd. Address before: 100080 Zhongguancun East Road, Beijing, No. 95, No. Patentee before: Institute of Automation, Chinese Academy of Sciences |
|
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 201306 building C, No. 888, Huanhu West 2nd Road, Lingang New District, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai Patentee after: Shanghai Silang Technology Co.,Ltd. Address before: 102412 room 402, 4th floor, building 11, No. 1, Yanfu Road, Yancun Town, Fangshan District, Beijing Patentee before: Beijing Si Lang science and Technology Co.,Ltd. |