CN104980671B - A kind of control circuit for digital received antenna - Google Patents
A kind of control circuit for digital received antenna Download PDFInfo
- Publication number
- CN104980671B CN104980671B CN201510409907.8A CN201510409907A CN104980671B CN 104980671 B CN104980671 B CN 104980671B CN 201510409907 A CN201510409907 A CN 201510409907A CN 104980671 B CN104980671 B CN 104980671B
- Authority
- CN
- China
- Prior art keywords
- capacitor
- resistance
- triode
- transistor
- series
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Abstract
The invention discloses a kind of control circuits for digital received antenna, including auxiliary circuit and with the concatenated agc circuit of the auxiliary circuit, the auxiliary circuit includes two antenna element elements, the equal sequential series of antenna element element have the 6th capacitor and third transistor, wherein, 6th capacitor is connect with the base stage of the third transistor, and the collector of the third transistor is in series with the 6th resistance and the 7th capacitor.Beneficial effects of the present invention: circuit amplifies by using double a period of time and the amplification of the second level of agc circuit, high directivity, high gain, strong antijamming capability can quickly and accurately obtain output fixing signal, distant signal reception is good, and it can be avoided self-excitation phenomena, structure is simple, low in cost, performance is stablized, practical.
Description
Technical field
The present invention relates to radio reception technical fields, it particularly relates to a kind of control for digital received antenna
Circuit.
Background technique
When daily reception digital terrestrial television signals, it usually needs Yagi spark gap digital antenna, closely in use, the number selected
Word antenna gain is not necessarily to too greatly, otherwise will cause self-excitation phenomena, lead to not normally watch TV program, and in distance reception
When the digital signal of bottom surface, signal is generally fainter, this is just needed, and user's tropism is strong, digital antenna of high gain.AGC
(Automatic Gain Control automatic growth control) circuit is frequently used in the control circuit of digital received antenna, but
Be, it is known that the control circuit for digital received antenna be not also it is very perfect, circuit structure is complex, control it is more numerous
It is trivial.Therefore, this practicability and the speed of service for greatly reducing circuit.How the accurate of distant signal reception processing is being met
Property and while high efficiency, avoid generating self-excitation phenomena, simplify circuit structure, improve practicability and become and needs to solve for insider
Certainly the problem of.
Aiming at the problem that described in the above-mentioned the relevant technologies, currently no effective solution has been proposed.
Summary of the invention
For problem above-mentioned in the related technology, the present invention proposes a kind of control circuit for digital received antenna, both
Have and generation self-excitation phenomena is avoided that again to the double-deck amplification of signal, processing speed is fast, strong antijamming capability.
To realize the above-mentioned technical purpose, the technical scheme of the present invention is realized as follows:
A kind of control circuit for digital received antenna, including auxiliary circuit and with the concatenated AGC of the auxiliary circuit
Circuit, the auxiliary circuit include two antenna element elements, the equal sequential series of antenna element element have the 6th capacitor with
Third transistor, wherein the 6th capacitor is connect with the base stage of the third transistor, the current collection of the third transistor
Extremely it is in series with the 6th resistance and the 7th capacitor, the base stage of the third transistor is in series with the 5th resistance, and the described 3rd 3
The emitter of pole pipe is grounded, also, the 5th resistance and the 6th resistance are in series with power supply；The agc circuit packet
The concatenated first capacitor in connecting pin and the first triode with described two 7th capacitors are included, the first capacitor is in series with amplification
Device, the collector sequential series of first triode have the second triode and first resistor, and the first resistor is put with described
The third output end connection of big device, the third output end of the amplifier are also in series with the 5th capacitor and power supply, wherein described the
Five capacitor other ends ground connection；It is connected between the emitter of first triode and the base stage of second triode mutually simultaneously
The second capacitor and second resistance of connection, the second resistance both ends are parallel with the first diode being serially connected and the two or two pole
Pipe, second diode both ends are in parallel with 3rd resistor, and 3rd resistor one end ground connection, other end sequential series have the 4th
Resistance, third capacitor, the 4th capacitor, wherein described 4th capacitor one end is electrically connected with the first output end of the amplifier, separately
One end is connect with signal output end.
Further, the 6th capacitor is all connected with the base stage of the third transistor.
Further, the first input end of the amplifier, the second input terminal and second output terminal are grounded.
Further, the emitter ground connection of first triode.
Further, the collector of first triode connects the emitter of second triode.
Further, described second resistance one end connects the reverse input end of the first diode, the one or two pole
The reverse input end of pipe connects the reverse input end of second diode.The positive input of second diode connects institute
State the other end of second resistance.
Further, the first resistor, the second resistance, the 3rd resistor, the resistance value of the 4th resistance are equal
For 10 Europe.
Further, the first capacitor, second capacitor, the third capacitor, the 4th capacitor, the described 5th
The capacitance of capacitor is 10 microfarads.
Beneficial effects of the present invention: this circuit amplifies by using double a period of time and the amplification of the second level of agc circuit, directionality
By force, high gain, strong antijamming capability can quickly and accurately obtain output fixing signal, and distant signal reception is good,
And it can be avoided self-excitation phenomena, structure is simple, and low in cost, performance is stablized, practical.
Detailed description of the invention
It in order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, below will be to institute in embodiment
Attached drawing to be used is needed to be briefly described, it should be apparent that, the accompanying drawings in the following description is only some implementations of the invention
Example, for those of ordinary skill in the art, without creative efforts, can also obtain according to these attached drawings
Obtain other attached drawings.
Fig. 1 is that the unlatching circuit structure of the control circuit for digital received antenna described according to embodiments of the present invention shows
It is intended to.
In figure:
1, antenna element element；2, first capacitor；3, the first triode；4, amplifier；5, the second triode；6, the first electricity
Resistance；7, the second capacitor；8, second resistance；9, first diode；10, the second diode；11,3rd resistor；12, the 4th resistance；
13, third capacitor；14, the 4th capacitor；15, signal output end；16, the 5th capacitor；17, power supply；18, auxiliary circuit；19,AGC
Circuit；20, antenna element element；21, the 6th capacitor；22, third transistor；23, the 5th resistance；24, the 7th capacitor；25,
Six resistance.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, those of ordinary skill in the art's every other embodiment obtained belong to what the present invention protected
Range.
As shown in Figure 1, a kind of control circuit for digital received antenna described in embodiment according to the present invention, including
Auxiliary circuit 18 and with the concatenated agc circuit 19 of the auxiliary circuit 18, the auxiliary circuit 18 include two antenna element members
Part 20, the equal sequential series of the antenna element element 20 have the 6th capacitor 21 and third transistor 22, wherein the 6th capacitor
21 connect with the base stage of the third transistor 22, the collector of the third transistor 22 be in series with the 6th resistance 25 with
7th capacitor 24, the base stage of the third transistor 22 are in series with the 5th resistance 23, the emitter of the third transistor 22
It is grounded, also, the 5th resistance 23 and the 6th resistance 25 are in series with power supply 17；The agc circuit includes and institute
The concatenated first capacitor 2 in connecting pin and the first triode 3 of two the 7th capacitors 24 are stated, the first capacitor 2 is in series with amplification
Device 4, the collector sequential series of first triode 3 have the second triode 5 and first resistor 6, the first resistor 6 and institute
The third output end connection of amplifier 4 is stated, the third output end of the amplifier 4 is also in series with the 5th capacitor 16 and power supply 17,
Wherein, 16 other end of the 5th capacitor ground connection；The base stage of the emitter of first triode 3 and second triode 5
Between be connected with second capacitor 7 parallel with one another and second resistance 8,8 both ends of second resistance are parallel with the be serially connected
One diode 9 and the second diode 10,10 both ends of the second diode are in parallel with 3rd resistor 11, the 3rd resistor 11 1
End ground connection, other end sequential series have the 4th resistance 12, third capacitor 13, the 4th capacitor 14, wherein the 4th capacitor 14 1
End is electrically connected with the first output end of the amplifier 4, and the other end is connect with signal output end 15.
In addition, in a specific embodiment, the 6th capacitor 21 is all connected with the base stage of the third transistor 22.
In addition, in a specific embodiment, first input end, the second input terminal and the second output of the amplifier 4
End is grounded.
In addition, in a specific embodiment, the emitter of first triode 3 is grounded.
In addition, in a specific embodiment, the collector of first triode 3 connects second triode 5
Emitter.
In addition, in a specific embodiment, described 8 one end of second resistance connects the reversed defeated of the first diode 9
Enter end, the reverse input end of the first diode 9 connects the reverse input end of second diode 10.Two or two pole
The positive input of pipe 10 connects the other end of the second resistance 8.
In addition, in a specific embodiment, the first resistor 6, the second resistance 8, the 3rd resistor 11, institute
The resistance value for stating the 4th resistance 12 is 10 Europe.
In addition, in a specific embodiment, the first capacitor 2, second capacitor 7, the third capacitor 13, institute
State the 4th capacitor 14, the capacitance of the 5th capacitor 16 is 10 microfarads.
In order to facilitate understanding above-mentioned technical proposal of the invention, below by way of in specifically used mode to of the invention above-mentioned
Technical solution is described in detail.
When specifically used, the second triode 5 is that the first triode 3 provides collector driving current, the second triode 5
Common emitter configuration only needs lesser base current, and the first triode 3 constitutes the variable resistance of automatic gain control circuit attenuator
Part, wherein the limitation of first resistor 6 passes through the maximum DC control current of the first triode 5 and the second triode 3, the second electricity
At the beginning of resistance 8 determines that the release time of automatic gain control circuit, the 4th resistance 12 determine automatic growth control.One or two
Pole pipe 9 and the second diode 10 constitute a voltage-doubler rectifier, extract from the third output end (i.e. signal output pin) of amplifier 4
A part of signal is that the second triode 5 generates control voltage.When input signal increases, output is increased with it, the one or three pole
The differential resistance of pipe 3 becomes smaller, and the input signal into amplifier 4 becomes smaller.
In conclusion this circuit amplifies by using double a period of time and the amplification of the second level of agc circuit 19, and high directivity, gain
Height, strong antijamming capability can quickly and accurately obtain output fixing signal, and distant signal reception is good, and can
Self-excitation phenomena is avoided, structure is simple, and low in cost, performance is stablized, practical.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all in essence of the invention
Within mind and principle, any modification, equivalent replacement, improvement and so on be should all be included in the protection scope of the present invention.
Claims (7)
1. a kind of control circuit for digital received antenna, including auxiliary circuit (18) and connect with the auxiliary circuit (18)
Agc circuit (19), which is characterized in that the auxiliary circuit (18) include two antenna element elements (20), the antenna array
Subcomponent (20) sequential series have the 6th capacitor (21) and third transistor (22), wherein the 6th capacitor (21) with
The base stage of the third transistor (22) connects, the collector of the third transistor (22) be in series with the 6th resistance (25) with
7th capacitor (24), the base stage of the third transistor (22) are in series with the 5th resistance (23), the third transistor (22)
Emitter be grounded, also, the 5th resistance (23) and the 6th resistance (25) are in series with power supply (17)；It is described
Agc circuit includes the concatenated first capacitor in connecting pin (2) and the first triode (3) with described two 7th capacitors (24), institute
It states first capacitor (2) to be in series with amplifier (4), the collector sequential series of first triode (3) have the second triode (5)
With first resistor (6), the first resistor (6) connect with the third output end of the amplifier (4), the amplifier (4)
Third output end is also in series with the 5th capacitor (16) and power supply (17), wherein the 5th capacitor (16) other end ground connection；It is described
The second capacitor (7) parallel with one another is connected between the emitter of first triode (3) and the base stage of second triode (5)
With second resistance (8), second resistance (8) both ends are parallel with the first diode (9) being serially connected and the second diode
(10), the second diode (10) both ends are in parallel with 3rd resistor (11), 3rd resistor (11) one end ground connection, the other end
Sequential series have the 4th resistance (12), third capacitor (13), the 4th capacitor (14), wherein the 4th capacitor (14) one end with
First output end of the amplifier (4) is electrically connected, and the other end is connect with signal output end (15).
2. the control circuit according to claim 1 for digital received antenna, which is characterized in that the amplifier (4)
First input end, the second input terminal and second output terminal be grounded.
3. the control circuit according to claim 2 for digital received antenna, which is characterized in that first triode
(3) emitter ground connection.
4. the control circuit according to claim 3 for digital received antenna, which is characterized in that first triode
(3) collector connects the emitter of second triode (5).
5. the control circuit according to claim 4 for digital received antenna, which is characterized in that the second resistance
(8) one end connects the reverse input end of the first diode (9), and the positive input of the first diode (9) connects institute
The reverse input end of the second diode (10) is stated, the positive input of second diode (10) connects the second resistance
(8) the other end.
6. the control circuit according to claim 5 for digital received antenna, which is characterized in that the first resistor
(6), the second resistance (8), the 3rd resistor (11), the resistance value of the 4th resistance (12) are 10 Europe.
7. the control circuit according to claim 6 for digital received antenna, which is characterized in that the first capacitor
(2), the capacitance of second capacitor (7), the third capacitor (13), the 4th capacitor (14), the 5th capacitor (16)
It is 10 microfarads.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510409907.8A CN104980671B (en) | 2015-07-13 | 2015-07-13 | A kind of control circuit for digital received antenna |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510409907.8A CN104980671B (en) | 2015-07-13 | 2015-07-13 | A kind of control circuit for digital received antenna |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104980671A CN104980671A (en) | 2015-10-14 |
| CN104980671B true CN104980671B (en) | 2019-01-08 |
Family
ID=54276718
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510409907.8A Active CN104980671B (en) | 2015-07-13 | 2015-07-13 | A kind of control circuit for digital received antenna |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104980671B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4453135A (en) * | 1981-07-15 | 1984-06-05 | Johann Mattfeld | Amplifier circuit arrangement having two amplifiers with respectively different electrical properties |
| CN2077175U (en) * | 1990-04-14 | 1991-05-15 | 韩怀志 | Tv set with adjustable antenna signal amplifier |
| CN2173995Y (en) * | 1993-10-12 | 1994-08-10 | 官洪运 | Three-dimensional V/U compatible combined element rotating antenna |
| CN204906539U (en) * | 2015-07-13 | 2015-12-23 | 郭存金 | A control circuit for digital receiving antenna |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101673879B (en) * | 2009-10-22 | 2013-01-09 | 南京工业职业技术学院 | Diversity technique-based television receiving antenna system |
| CN104467806A (en) * | 2013-09-22 | 2015-03-25 | 成都新方洲信息技术有限公司 | Radio frequency indicator circuit |
-
2015
- 2015-07-13 CN CN201510409907.8A patent/CN104980671B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4453135A (en) * | 1981-07-15 | 1984-06-05 | Johann Mattfeld | Amplifier circuit arrangement having two amplifiers with respectively different electrical properties |
| CN2077175U (en) * | 1990-04-14 | 1991-05-15 | 韩怀志 | Tv set with adjustable antenna signal amplifier |
| CN2173995Y (en) * | 1993-10-12 | 1994-08-10 | 官洪运 | Three-dimensional V/U compatible combined element rotating antenna |
| CN204906539U (en) * | 2015-07-13 | 2015-12-23 | 郭存金 | A control circuit for digital receiving antenna |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104980671A (en) | 2015-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103379400A (en) | Earphone detecting circuit and electronic apparatus having same | |
| CN106451393B (en) | Optical module | |
| CN101179185B (en) | USB interface short-circuit protection circuit and power supply with USB interface short-circuit protection function | |
| CN104980671B (en) | A kind of control circuit for digital received antenna | |
| CN204906539U (en) | A control circuit for digital receiving antenna | |
| CN204425284U (en) | A kind of automatic gain control circuit | |
| CN103364627A (en) | Leakage current detection circuit of automatic reclosing lock disconnector | |
| CN202696583U (en) | Multi-functional minitype frequency modulation emitter | |
| CN210297649U (en) | Automatic power control circuit and automatic power controller | |
| CN203166918U (en) | RSSI rapid sampling circuit of GPON OLT module | |
| CN201509264U (en) | LNB power supply circuit with short-circuit protection function | |
| CN206003136U (en) | A kind of rf modulation circuit in RFID label chip | |
| CN203933556U (en) | A kind of post-amplifier | |
| CN201699848U (en) | In tegrated 22kHz envelope detection and frequency-band switching circuit | |
| CN101290332B (en) | Voltage up-down detection circuit and method | |
| CN102263915A (en) | input tuning circuit of television tuner | |
| CN203504550U (en) | Receiver circuit for remote router | |
| CN204720978U (en) | Power supply switch circuit and electronic equipment | |
| CN203136032U (en) | Tuner circuit | |
| CN105306044B (en) | A kind of filter circuit that signal is completely isolated | |
| CN209805676U (en) | Low-cost antenna power supply circuit with current detection and control functions | |
| CN204681320U (en) | Opto-electronic receiver amplifying circuit | |
| CN202817719U (en) | Multifunctional power supply protection circuit | |
| CN103167254A (en) | Tuner circuit | |
| CN108011625A (en) | A kind of multifrequency combining on-off circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |