CN104853219B - The data dispatching method and device of a kind of video pre-filtering - Google Patents
The data dispatching method and device of a kind of video pre-filtering Download PDFInfo
- Publication number
- CN104853219B CN104853219B CN201510287189.1A CN201510287189A CN104853219B CN 104853219 B CN104853219 B CN 104853219B CN 201510287189 A CN201510287189 A CN 201510287189A CN 104853219 B CN104853219 B CN 104853219B
- Authority
- CN
- China
- Prior art keywords
- video
- video channel
- weighted value
- channel
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The present invention discloses the data dispatching method and device of a kind of video pre-filtering, the described method comprises the following steps：The corresponding relation of weighted value, video channel priority and the coding and decoding video order of configuration module configuration video channel is dispatched, and the corresponding relation is write into register group module；Register group module stores the weighted value of video channel；Detection electric circuit inspection judges the video channel of highest priority in coding and decoding video order in register group module, and exports coding instruction or solution code instruction；Codec data channel module receives coded command or solution code instruction, calls the video channel of highest priority in the coding and decoding video order detected by detection circuit to encode or decode video.The present invention can solve video channel and occur that passage is hungry to death, logical operation is complicated in scheduling process, easily, it is big to hardware requirement the problems such as.
Description
Technical field
The present invention relates to the data dispatching method and dress of IC design field, more particularly to a kind of video pre-filtering
Put.
Background technology
With the development and the progress of society of science and technology, IC design is widely applied, increasing electronics
Equipment enters daily life, and the daily life not only given people has been taken facility, while also further promoting section
The innovation and research and development of skill.In IC design field, coding and decoding video is wherein important one.Generally, the encoding and decoding of video
It is to be carried out in multiple video channels, this relates to the output scheduling problem of each video channel, namely preferentially which is regarded
The problem of video in frequency passage carries out encoding and decoding.
At present, solve the problems, such as the method for output scheduling of each video channel including following several：The first is strict excellent
The method of first level scheduling, this method is by having pre-defined the priority of each video playback passage, then according to priority
Sequentially, from high to low, encoding and decoding are carried out to the video transmitted in video channel successively.The problems that this method is present, hold
Being easily caused the low video channel of priority can not be scheduled for a long time, and the video transmitted by the video channel also just can not be compiled correctly
, not only easily there is passage and dies of hunger phenomenon so that data cannot be timely responded to, while needing to carry data buffer storage in decoding output
Go out requirements at the higher level, be easily caused loss of data.Second is the method for using polling dispatching, and this method sets certain time
Interval, is polled access to each video channel at regular intervals, if wherein there is video, behaviour is scheduled to it
Make.Although the method for polling dispatching solves video channel and died of hunger due to that cannot dispatch to access for a long time to a certain extent
The problem of, but a certain video channel is at a time generally required by priority scheduling in actual applications, and polling dispatching
Method can not then realize this point.The third is the dispatching method using WRR, and this method is characterized by weighted value
The priority for each video channel called in video encoding-decoding process, after the completion of video editing code, its corresponding video
The weighted value of passage also changes therewith, so again according to weighted value sequencing (from big to small or from small to large) to video
Passage is called.On the one hand the dispatching method of WRR ensure that each video channel can be accessed to well,
Be not in phenomenon hungry to death, video channel is on the other hand called according to weighted value, also ensure that the high video channel of priority
Preferably dispatched.But the dispatching method of WRR but along with substantial amounts of combinational logic computing, such as video channel is often passed through
Cross once to dispatch and re-start multilevel iudge it is necessary to the weighted value to each video channel, and need to open up register pair again
The weighted value of each passage is stored, very big to hardware requirement.
In summary, how to solve video channel occur in scheduling process, easily passage it is hungry to death, can not be according to priority
To dispatch, logical operation it is complicated, it is big to hardware requirement the problems such as, the problem of be one urgent need to resolve of integrated circuit fields.
The content of the invention
For this reason, it may be necessary to the data dispatching method and device of a kind of video pre-filtering be provided, to solve video channel in tune
During degree, easily occurring that passage is died of hunger, can not dispatched according to priority, logical operation is complicated, big to hardware requirement etc. asks
Topic.
To achieve the above object, a kind of data scheduling device of video pre-filtering is inventor provided, described device includes
Configuration module is dispatched, register group module detects circuit, codec data channel module；The register group module includes many
Individual register, the register includes multiple memory cell, and the memory cell is used to store weighted value；The scheduling configuration mould
Block is connected with register group module, the register group module with detection circuit be connected, the codec data channel module and
Detect circuit connection；
The scheduling configuration module is used to configure the weighted value of video channel, the priority of video channel and coding and decoding video
The corresponding relation of order, and the corresponding relation is write into register group module；The corresponding relation is specifically included：Video compiles solution
Code order is preferential to be determined according to the weighted value of video channel, when the weighted value of video channel is identical, and coding and decoding video order is again
Determined according to the priority of video channel；The corresponding relation is stored in two-dimensional array table, the row expression of the two-dimensional array table
The weighted value of video channel, the row of the two-dimensional array represent the priority of video channel；The two-dimensional array table, which is stored in, to be posted
In storage group module；
The register group module is used for according to the corresponding relation configured, and the weighted value of video channel is stored in into storage
In unit；
Detection circuit is used to detect that the video for judging highest priority in coding and decoding video order in register group module leads to
Road, and exports coding instruction or solution code instruction；
Codec data channel module is used to receive coded command, calls the coding and decoding video detected by detection circuit suitable
The video channel of highest priority is encoded to video in sequence；Or, codec data channel module refers to for receiving decoding
Order, calls the video channel of highest priority in the coding and decoding video order detected by detection circuit to decode video.
Further, the row of the two-dimensional array table represents that the weighted value of video channel is arranged according to order of successively decreasing
Row.
Further, the register group module also includes mark module, and the mark module is used in two-dimensional array
The memory cell of the weighted value for the highest priority that is stored with is marked, and the weighted value of the highest priority is compiled for current video
The corresponding weighted value of video channel of decoding order highest priority.
Inventor additionally provides a kind of data dispatching method of video pre-filtering, and methods described is applied to video pre-filtering
Data scheduling device, described device includes scheduling configuration module, and register group module detects circuit, codec data passage mould
Block；The register group module includes multiple registers, and the register includes multiple memory cell, and the memory cell is used for
Store weighted value；The scheduling configuration module is connected with register group module, and the register group module is connected with detection circuit,
The codec data channel module is connected with detection circuit；Then it the described method comprises the following steps：
Dispatch pair of weighted value, the priority of video channel and the coding and decoding video order of configuration module configuration video channel
It should be related to, and the corresponding relation is write into register group module；The corresponding relation is specifically included：Coding and decoding video order is excellent
First determined according to the weighted value of video channel, when the weighted value of video channel is identical, coding and decoding video order is further according to video
The priority of passage is determined；The corresponding relation is stored in two-dimensional array table, and the row of the two-dimensional array table represents video channel
Weighted value, the two-dimensional array row represent video channel priority；The two-dimensional array table is stored in register group mould
In block；
The weighted value of video channel is stored in memory cell by register group module according to the corresponding relation configured；
Detection electric circuit inspection judges the video channel of highest priority in coding and decoding video order in register group module, and
Exports coding is instructed or solution code instruction；
Codec data channel module receives coded command, calls in the coding and decoding video order detected by detection circuit
The video channel of highest priority is encoded to video；Or, codec data channel module receives solution code instruction, calls inspection
The video channel of highest priority is decoded to video in coding and decoding video order detected by slowdown monitoring circuit.
Further, the row of the two-dimensional array table represents that the weighted value of video channel is arranged according to order of successively decreasing
Row.
Further, the register group module also includes mark module, then methods described includes：
The memory cell of the weighted value for the highest priority that is stored with two-dimensional array is marked mark module, described excellent
First level highest weighted value is the corresponding weighted value of current video codec order priority highest video channel.
Prior art is different from, the data dispatching method and device of the video pre-filtering described in above-mentioned technical proposal are described
Method is applied to the data scheduling device of video pre-filtering, and described device includes scheduling configuration module, register group module, detection
Circuit, codec data channel module；The register group module includes multiple registers, and the register includes multiple storages
Unit, the memory cell is used to store weighted value；The scheduling configuration module is connected with register group module, the register
Group module is connected with detection circuit, and the codec data channel module is connected with detection circuit；Then methods described includes following
Step：Dispatch weighted value, the video channel priority pass corresponding with coding and decoding video order of configuration module configuration video channel
System, and the corresponding relation is write into register group module；Register group module stores video according to the corresponding relation configured
The weighted value of passage；Detection electric circuit inspection judges that the video of highest priority in coding and decoding video order in register group module leads to
Road, and exports coding instruction or solution code instruction；Codec data channel module receives coded command, calls detection circuit to be detected
To coding and decoding video order in the video channel of highest priority video is encoded；Or, codec data passage mould
Block receive solution code instruction, call detection circuit detected by coding and decoding video order in highest priority video channel to regarding
Frequency is decoded.Methods described can allow video channel to be scheduled based on weighted value, it is ensured that the high video channel of priority can
To be dispatched in time, and coding-decoding operation is carried out to the video in video channel, practical application needs are met well.Together
When, it is suitable to the weighted value of the video channel that is configured, video channel priority and coding and decoding video by way of register group
The corresponding relation of sequence is stored, and can greatly reduce the logical operation calculated when comparing each video channel weighted value, also without
The specific weighted value of each video channel need to be recorded again, save register space, not only increased video channel
Dispatching efficiency, and reduce hardware cost, thus there are in IC design field wide market prospects.
Brief description of the drawings
Fig. 1 is the schematic diagram of the data scheduling device of the video pre-filtering described in one embodiment of the invention；
Fig. 2 is the flow chart of the data dispatching method of the video pre-filtering described in one embodiment of the invention；
Fig. 3 is the schematic diagram of the two-dimensional array table described in one embodiment of the invention；
Fig. 4 is the schematic diagram of the two-dimensional array table described in another embodiment of the present invention；
Fig. 5 is the schematic diagram of the two-dimensional array table described in another embodiment of the present invention；
Fig. 6 is the schematic diagram of the two-dimensional array table described in another embodiment of the present invention.
Description of reference numerals：
101st, configuration module is dispatched；
102nd, memory cell；
103rd, register group module；
104th, circuit is detected；
105th, codec data channel module.
Embodiment
To describe the technology contents of technical scheme in detail, feature, the objects and the effects being constructed, below in conjunction with specific reality
Apply example and coordinate accompanying drawing to be explained in detail.
Referring to Fig. 1, the schematic diagram of the data scheduling device for the video pre-filtering described in one embodiment of the invention.It is described
Device includes scheduling configuration module 101, and register group module 103 detects circuit 104, codec data channel module 105；Institute
Stating register group module 103 includes multiple registers, and the register includes multiple memory cell 102, the memory cell 102
For storing weighted value；It is described scheduling configuration module 101 be connected with register group module 103, the register group module 103 and
Detection circuit 104 is connected, and the codec data channel module 105 is connected with detection circuit 104；
The scheduling configuration module 101 is used to configure the weighted value of video channel, the priority of video channel and video volume
The corresponding relation of decoding order, and the corresponding relation is write into register group module；
The register group module 103 is for the weighted value according to the video channel configured, the priority of video channel
With the corresponding relation of coding and decoding video order, the weighted value of video channel is stored in memory cell 102；
Detection circuit 104 is used to detect the video for judging highest priority in coding and decoding video order in register group module
Passage, and exports coding instruction or solution code instruction；
Codec data channel module 105 is used to receive coded command, calls the video detected by detection circuit to compile solution
The video channel of highest priority is encoded to video in code order；Or, codec data channel module, which is used to receive, to be solved
Code instruction, calls the video channel of highest priority in the coding and decoding video order detected by detection circuit to solve video
Code.
Video, it is necessary to be converted to data mode, and is transmitted in transmitting procedure by video channel.Video channel
Quantity is often multiple, and the preprocessed data of the multiple videos of transmission is usually required in each passage, the pretreatment of the video
Data are the data that video is to be encoded or decodes.Coding is to be weaved into word, digital or other objects with prespecified method
Number, or by information, data conversion into defined electric impulse signal.Decoding be coding inverse process, be by electric impulse signal also
Originally it was its corresponding word, digital or other objects.
The data scheduling device of video pre-filtering is dispatched configuration module configuration when being scheduled to video channel, first and regarded
The corresponding relation of the weighted value of frequency passage, video channel priority and coding and decoding video order, and the corresponding relation is write
Register group module.The weighted value is characterizes the numerical value of coding and decoding video order priority, and in the present embodiment, weighted value is
Positive integer, the initial value of weighted value self-defined can be determined according to actual needs.The weighted value of video channel, video channel are preferential
The corresponding relation of level and coding and decoding video order can include：The weighted value of video channel is bigger, then the video channel is to video
The order that preprocessed data carries out encoding and decoding is more forward, when the weighted value of video channel is identical, then according to video channel
Priority come determine coding and decoding video order.The priority of video channel can determine that the higher video of priority leads to self-defined
Road, it is in the case of weighted value identical, and the encoding and decoding to the preprocessed data of video are more forward.For example there are a, b, c tri-
Video channel, video channel a is identical with video channel b weighted value, and video channel c weighted value is less than video channel a power
Weight values, and video channel a priority is higher than video channel b, then video channel a carries out encoding and decoding to video pre-filtering data
Order be higher than video channel b, video channel b to video pre-filtering data carry out encoding and decoding order be higher than video channel c.
In other embodiments, the corresponding relation of the weighted value of video channel, video channel priority and coding and decoding video order can be with
Including：The weighted value of video channel is smaller, then the order that the video channel carries out encoding and decoding to video pre-filtering data is more leaned on
Before, when the weighted value of video channel is identical, then coding and decoding video order is determined according to the priority of video channel.
And late register group module is compiled according to the weighted value of the video channel configured, video channel priority and video and solved
The corresponding relation of code order, stores the weighted value of video channel.The register group module includes multiple registers, the deposit
Device includes multiple memory cell, and the memory cell can be used for storing weighted value, and it is multiple that a register can be used for storage
Weighted value, can also only store a weighted value.The weighted value of such as video channel, video channel priority and coding and decoding video are suitable
The corresponding relation of sequence is：The weighted value of video channel is bigger, then the video channel carries out encoding and decoding to video pre-filtering data
Order is more forward, when the weighted value of video channel is identical, then determines coding and decoding video according to the priority of video channel
Sequentially.Below as example, the weighted value that register group stores video channel is illustrated：Multiple the posting of register group module
Storage constitutes an array list, each position (such as the first row first row, the row of the third line the 4th etc.) one deposit of correspondence of array list
Device, the priority of the lastrow of array list is higher than next line, and with a line, the priority that the left side one is arranged is arranged higher than the right one
Priority.Priority is higher, then illustrates that the order of video editing code is more forward.Deposited in the weighted value to different video channels
Chu Shi, the weighted value of the forward video channel of coded sequence is stored in upper left side position (the video channel weight in array list
Value is big and priority is high), the weighted value of the video channel of coded sequence rearward is stored in the lower right position (video of array list
Passage weighted value is small and priority is low).Specifically, then order in strict accordance with weighted value from big to small, and according to " array list
The priority of lastrow is higher than next line, and with a line, the priority that the left side one is arranged is higher than the priority that the right one is arranged " will not
The correspondence position of register group is stored in weighted value.So, in the size of weighted value different in judging comparand register group,
Just the weighted value of current maximum can be easily found out by storage location, and then determine the corresponding video channel of the weighted value
And be scheduled, greatly save the complexity of logical operation.
Then detection electric circuit inspection judges that the video of highest priority in coding and decoding video order in register group module leads to
Road, and exports coding instruction or solution code instruction.Detection circuit can be realized with hardware, can also be realized with software.Detect circuit
Can be according to from top to bottom, order from left to right, by the storage value in the register of diverse location in criterion register group,
And then judge the video channel of highest priority in coding and decoding video order.In the present embodiment, the coding and decoding video
The video channel of highest priority is that weighted value is maximum in order, and the video channel of the highest priority of video channel.
Then codec data channel module receives coded command, calls the coding and decoding video detected by detection circuit suitable
The video channel of highest priority is encoded to video in sequence；Or, codec data channel module receives solution code instruction, adjusts
Video is decoded with the video channel of highest priority in the coding and decoding video order detected by detection circuit.Work as completion
Once dispatch after, the corresponding weighted value of video channel can change, namely the video channel weighted value in the register bank
Storage location can change.Detection circuit can carry out re-starting detection judgement, find out the edit code order after change
The video channel of middle highest priority, so in the video channel carry out preprocessed data coding or decoding operate.Repeat
This step, until all video pre-filtering data are all encoded or decoded completion.So, it is achieved that to video channel
Reasonable distribution is dispatched, it is to avoid situation hungry to death occurs in respective channel, while also ensure that the video channel dispatched every time is all
The video channel of highest priority, substantially increases data-handling efficiency in current video codec order.
The data scheduling device of video pre-filtering described in above-mentioned technical proposal, described device includes scheduling configuration module,
Register group module, detects circuit, codec data channel module；The register group module includes multiple registers, described
Register includes multiple memory cell, and the memory cell is used to store weighted value；The scheduling configuration module and register group
Module is connected, and the register group module is connected with detection circuit, and the codec data channel module is connected with detection circuit；
Then it the described method comprises the following steps：Dispatch weighted value, video channel priority and video that configuration module configures video channel
The corresponding relation of encoding and decoding order, and the corresponding relation is write into register group module；Register group module is according to being configured
The weighted value of video channel, the corresponding relation of video channel priority and coding and decoding video order, store the power of video channel
Weight values；Detection electric circuit inspection judges the video channel of highest priority in coding and decoding video order in register group module, and defeated
Go out coded command or solution code instruction；Codec data channel module receives coded command, calls regarding detected by detection circuit
The video channel of highest priority is encoded to video in frequency encoding and decoding order；Or, codec data channel module is received
Code instruction is solved, calls the video channel of highest priority in the coding and decoding video order detected by detection circuit to carry out video
Decoding.Methods described can allow video channel to be scheduled based on weighted value, it is ensured that the high video channel of priority can by and
When dispatch, and in video channel video carry out coding-decoding operation, practical application needs are met well.Meanwhile, pass through
The mode of register group is corresponding with coding and decoding video order to the weighted value of the video channel that is configured, video channel priority
Relation is stored, and can greatly reduce the logical operation calculated when comparing each video channel weighted value, without again to each
The individual specific weighted value of video channel is recorded, and has been saved register space, has been not only increased the dispatching efficiency of video channel,
And hardware cost is reduced, thus there are in IC design field wide market prospects.
As shown in figure 3, in the present embodiment, weighted value, video channel priority and the video of the video channel are compiled
The corresponding relation of decoding order is stored in two-dimensional array table, and the row of the two-dimensional array table represents the weighted value of video channel, institute
The row for stating two-dimensional array represent the priority of video channel；The two-dimensional array table is stored in register group module.Described two
Dimension array list is register group, and the register group includes multiple registers, for the ease of carrying out logical calculated comparison, this implementation
In mode, each position one register of correspondence of two-dimensional array, the row of the two-dimensional array table represents the weighted value of video channel
It is to be arranged according to order of successively decreasing.In figure 3, two-dimensional array table shows A-F, and A to F is represented respectively, and totally 6 videos lead to
Road, its priority orders are followed successively by from high to low：Video channel A highests, next to that video channel B, minimum is video channel
F.The row of two-dimensional array table has 1-5, the weighted value size of the video channel represented respectively.Weighted value is bigger, then illustrates that video leads to
Priority is more forward in channel coding and decoding order.For example in Fig. 3 video channel A weighted value is 4, and video channel B weighted value is
5, video channel E weighted value are 1.In order to further reduce logical calculated amount, the weight of current video passage can will be stored
The register assignment of value be 1, and by the register assignment of remaining corresponding position of the video channel be 0, such as video channel A its
Corresponding weighted value is 4, then the value of the register of the position of the first row secondary series can be entered as to 1, and by the first row other
The register assignment of position is 0.It is easy to get from Fig. 3, weighted value highest video channel is video channel B (weighted value is 5), because
And need schedule video passage B first to carry out encoding and decoding to video pre-filtering.Again because the row of two-dimensional array table represents that video leads to
The weighted value in road is arranged according to order of successively decreasing, thus detects circuit in detection, only need to be past successively since first row
Under be read out, value is read first for " 1 " register, is stored weighted value highest register.When first row does not have
Have read value be " 1 " register when, then be down read out successively since secondary series, the secondary series read at first
When being worth for the register of " 1 ", the register is currently stored weighted value highest register, by that analogy.It is determined that power
Weight values highest register-bit is postponed, it is possible to be easy to draw that the video corresponding to the weighted value of registers storage leads to
The register that the second row first row is determined in road, such as Fig. 3 is currently stored weighted value highest register, and the second row is corresponding
Video channel is video channel B, then the video channel for being currently needed for scheduling is video channel B.
After the completion of video channel B scheduling, the weighted value in two-dimensional array table can change, and be in particular in：Such as this
In embodiment, each video channel is after scheduled, then the corresponding weighted value of the video channel can subtract 1, until the video is logical
Untill the weighted value in road is 0.Video channel B is after completing to dispatch for the first time, and weighted value becomes 4.As shown in figure 4, two-dimensional array
Second row secondary series of table is entered as 1, and the second row other row are entered as 0, illustrate that the corresponding weighted values of video channel B are
4.Figure 4, it is seen that present weight value highest video channel is video channel A, video channel B and video channel F
(being 4), but be due to that video channel A priority is higher than video channel B and video channel F, thus video channel A is
The video channel of highest priority in current video codec order, that is, need schedule video passage A to carry out video pre-filtering
Encoding and decoding.Detection circuit can re-start detection and judge, the method for the method reference detection for the first time of detection, first from first row
Start down to be read out successively, value is read first for " 1 " register, be stored weighted value highest register.
When first row does not read the register that value is " 1 ", then down it is read out, is read at first successively since secondary series
Secondary series value be " 1 " register when, the register is currently stored weighted value highest register.When second
When row do not read the register that value is " 1 ", then read the 3rd and arrange, by that analogy.Determine weighted value highest register-bit
Postpone, it is possible to be easy to draw in the video channel corresponding to the weighted value of registers storage, such as Fig. 4 and determine the first row
The register of secondary series is currently stored weighted value highest register, and the corresponding video channel of the first row is video channel A,
The video channel for being then currently needed for scheduling is video channel A.
As shown in figure 5, after the completion of video channel A scheduling, the weighted value in two-dimensional array table can change, specific table
Now：Video channel A weighted value subtracts 1, and weighted value is changed into 3.Then detection circuit can re-start detection and judge, find out current
Weighted value highest register position, is easy to get as the second row secondary series in figure, and its corresponding video channel is video channel B, because
And codec data channel module can call video channel B to encode or decode the preprocessed data of video.Similarly, such as
Shown in Fig. 6, after video channel B completes to dispatch, its weighted value subtracts 1, and weighted value is changed into 3.Then detection circuit can be re-started
Detection judges, finds out present weight value highest register position, is easy to get as the 6th row secondary series in Fig. 6, and corresponding video leads to
Road is video channel F, thus codec data channel module can call video channel F to compile the preprocessed data of video
Code or decoding.
In further embodiments, the row of two-dimensional array table represents that the weighted value of video channel can also be according to incremental order
Arranged, now weighted value is smaller, then illustrate that the called priority of video channel is higher.By by the power of video channel
The corresponding relation of weight values, video channel priority and coding and decoding video order is stored in two-dimensional array table, is needed compared to original
The mode compared one by one the weighted value of each video channel, not only greatly reduces logical operation quantity, reduces out
Wrong possibility, meanwhile, after the completion of video channel scheduling, it is not required that the occurrence of the weighted value of video channel is carried out again
Storage, detection circuit just can efficiently and rapidly complete to compare the weighted value of each video channel according to the position of register
Compared with improving the dispatching efficiency of video channel.
In the present embodiment, the register group module also includes mark module, and the mark module is used for two dimension
The memory cell of the highest priority of coding and decoding video order is marked in array.For example in the present embodiment, two-dimemsional number
Memory cell in group is a certain register, then the weighted value highest register stored that can go out to detection electric circuit inspection
It is marked.So, codec data channel module just can have markd video channel with quick calling, and then in the video
The preprocessed data of video is encoded or decoding operate in passage, the dispatching efficiency of video channel is improved.
And inventor additionally provides a kind of data dispatching method of video pre-filtering, referring to Fig. 2, real for the present invention one
Apply the flow chart of the data dispatching method of video pre-filtering described in example.Methods described is applied to the data dispatch of video pre-filtering
Device, described device includes scheduling configuration module, and register group module detects circuit, codec data channel module；It is described to post
Storage group module includes multiple registers, and the register includes multiple memory cell, and the memory cell is used to store weight
Value；The scheduling configuration module is connected with register group module, and the register group module is connected with detection circuit, described to compile solution
Code data channel module is connected with detection circuit；Then it the described method comprises the following steps：
Initially enter weighted value, video channel priority and video that step S201 scheduling configuration modules configure video channel
The corresponding relation of encoding and decoding order, and the corresponding relation is write into register group module.The weighted value is compiled to characterize video
The numerical value of decoding order priority, in the present embodiment, weighted value are positive integer, and the initial value of weighted value can be according to actual need
Want self-defined decision.The corresponding relation of the weighted value of video channel, video channel priority and coding and decoding video order can be wrapped
Include：The weighted value of video channel is bigger, then the order that the video channel carries out encoding and decoding to video pre-filtering data is more forward,
When the weighted value of video channel is identical, then coding and decoding video order is determined according to the priority of video channel.Video channel
Priority can with it is self-defined determine, the higher video channel of priority, it is in the case of weighted value identical, to the pre- of video
The encoding and decoding of processing data are more forward.For example there is an a, b, tri- video channels of c, video channel a and video channel b weighted value
Identical, video channel c weighted value is less than video channel a weighted value, and video channel a priority is higher than video channel b,
Then video channel a to video pre-filtering data carry out encoding and decoding order be higher than video channel b, video channel b to video preprocessor at
Manage data and carry out the order of encoding and decoding higher than video channel c.In further embodiments, the weighted value of video channel, video lead to
The corresponding relation of road priority and coding and decoding video order can include：The weighted value of video channel is smaller, then the video channel
The order for carrying out encoding and decoding to video pre-filtering data is more forward, when the weighted value of video channel is identical, then according to video
The priority of passage come determine coding and decoding video order.
Then enter step S202 register group modules preferential according to the weighted value of the video channel configured, video channel
The corresponding relation of level and coding and decoding video order, stores the weighted value of video channel.The register group module includes multiple post
Storage, the register includes multiple memory cell, and the memory cell can be used for storing weighted value, and register can be with
For storing multiple weighted values, a weighted value can also be only stored.The weighted value of such as video channel, video channel priority with
The corresponding relation of coding and decoding video order is：The weighted value of video channel is bigger, then the video channel is to video pre-filtering data
The order for carrying out encoding and decoding is more forward, when the weighted value of video channel is identical, is then determined according to the priority of video channel
Determine coding and decoding video order.Below as example, the weighted value that register group stores video channel is illustrated：Register group
Multiple registers of module constitute an array list, each position (such as the first row first row, the row of the third line the 4th etc.) of array list
One register of correspondence, the priority of the lastrow of array list is high with the priority that in a line, the left side one is arranged higher than next line
The priority arranged in the right one.Priority is higher, then illustrates that the order of video editing code is more forward.To different video channels
When weighted value is stored, larger weighted value is stored in the upper left side position in array list, less weighted value is stored
In the lower right position of array list.Specifically, then order in strict accordance with weighted value from big to small, and according to " array list it is upper
The priority of a line is higher than next line, and with a line, the priority that the left side one is arranged is higher than the priority that the right one is arranged " by difference
Weighted value is stored in the correspondence position of register group.So, in the size of weighted value different in judging comparand register group, just
The weighted value of current maximum can be easily found out, and then determines the corresponding video channel of the weighted value and is scheduled, greatly
The big complexity for saving logical operation.
Then judge in register group module priority in coding and decoding video order into step S203 detection electric circuit inspection
Highest video channel, and exports coding instruction or solution code instruction.Detection circuit can be realized with hardware, can also use software reality
It is existing.Detect that circuit can be according to from top to bottom, order from left to right passes through the register of diverse location in criterion register group
In storage value, and then judge the video channel of highest priority in coding and decoding video order.In the present embodiment, it is described
The video channel of highest priority is that weighted value is maximum in coding and decoding video order, and the video of the highest priority of video channel
Passage.
Then enter step S204 codec datas channel module and receive coded command, call detected by detection circuit
The video channel of highest priority is encoded to video in coding and decoding video order；Or, codec data channel module connects
Solution code instruction is received, calls the video channel of highest priority in the coding and decoding video order detected by detection circuit to enter video
Row decoding.When complete once dispatch after, the corresponding weighted value of video channel can change, namely the video channel weighted value
Storage location in the register bank can change.Detection circuit can carry out re-starting detection judgement, find out after change
Edit code order in highest priority video channel, and then in the video channel carry out preprocessed data coding or solution
Code operation.This step is repeated, until all video pre-filtering data are all encoded or decoded completion.So, it is achieved that
To the scheduling of the reasonable distribution of video channel, it is to avoid situation hungry to death occurs in respective channel, while also ensure that what is dispatched every time
Video channel is all the video channel of highest priority in current video codec order, substantially increases data-handling efficiency.
As shown in figure 3, in the present embodiment, weighted value, video channel priority and the video of the video channel are compiled
The corresponding relation of decoding order is stored in two-dimensional array table, and the row of the two-dimensional array table represents the weighted value of video channel, institute
The row for stating two-dimensional array represent the priority of video channel；The two-dimensional array table is stored in register group module.Described two
Dimension array list is register group, and the register group includes multiple registers, for the ease of carrying out logical calculated comparison, this implementation
In mode, each position one register of correspondence of two-dimensional array, the row of the two-dimensional array table represents the weighted value of video channel
It is to be arranged according to order of successively decreasing.In figure 3, two-dimensional array table shows A-F, and A to F is represented respectively, and totally 6 videos lead to
Road, its priority orders are followed successively by from high to low：Video channel A highests, next to that video channel B, minimum is video channel
F.The row of two-dimensional array table has 1-5, the weighted value size of the video channel represented respectively.Weighted value is bigger, then illustrates that video leads to
Priority is more forward in channel coding and decoding order.For example in Fig. 3 video channel A weighted value is 4, and video channel B weighted value is
5, video channel E weighted value are 1.In order to further reduce logical calculated amount, the weighted value of video channel can will be stored
Register assignment is 1, and the register assignment that will store remaining position of the weighted value of the video channel is 0, and for example video leads to
Road A its corresponding weighted value is 4, then the value of the register of the position of the first row secondary series can be entered as to 1, and by the first row
The register assignment of other positions is 0.It is easy to get from Fig. 3, weighted value highest video channel is that (weighted value is video channel B
5), thus need schedule video passage B first to video pre-filtering carry out encoding and decoding.Again because the row expression of two-dimensional array table is regarded
The weighted value of frequency passage be according to successively decrease order arranged, thus detection circuit detection when, need to since first row according to
It is secondary to be down read out, value is read first for " 1 " register, is stored weighted value highest register.When first
When row do not read the register that value is " 1 ", then down it is read out successively since secondary series, second read at first
When the value of row is the register of " 1 ", the register is currently stored weighted value highest register, by that analogy.Really
Determine weighted value highest register-bit to postpone, it is possible to be easy to draw the video corresponding to the weighted value of registers storage
The register that the second row first row is determined in passage, such as Fig. 3 is currently stored weighted value highest register, and the second row pair
The video channel answered is video channel B, then the video channel for being currently needed for scheduling is video channel B.
After the completion of video channel B scheduling, the weighted value in two-dimensional array table can change, and be in particular in：Such as this
In embodiment, each video channel is after scheduled, then the corresponding weighted value of the video channel can subtract 1, until the video is logical
Untill the weighted value in road is 0.Video channel B is after completing to dispatch for the first time, and weighted value becomes 4.As shown in figure 4, two-dimensional array
Second row secondary series of table is entered as 1, and the second row other row are entered as 0, illustrate that the corresponding weighted values of video channel B are
4.Figure 4, it is seen that present weight value highest video channel is video channel A, video channel B and video channel F
(being 4), but be due to that video channel A priority is higher than video channel B and video channel F, thus video channel A is
The video channel of highest priority in current video codec order, that is, need schedule video passage A to carry out video pre-filtering
Encoding and decoding.Detection circuit can re-start detection and judge, the method for the method reference detection for the first time of detection, first from first row
Start down to be read out successively, value is read first for " 1 " register, be stored weighted value highest register.
When first row does not read the register that value is " 1 ", then down it is read out, is read at first successively since secondary series
Secondary series value be " 1 " register when, the register is currently stored weighted value highest register.When second
When row do not read the register that value is " 1 ", then read the 3rd and arrange, by that analogy.Determine weighted value highest register-bit
Postpone, it is possible to be easy to draw in the video channel corresponding to the weighted value of registers storage, such as Fig. 4 and determine the first row
The register of secondary series is currently stored weighted value highest register, and the corresponding video channel of the first row is video channel A,
The video channel for being then currently needed for scheduling is video channel A.
As shown in figure 5, after the completion of video channel A scheduling, the weighted value in two-dimensional array table can change, specific table
Now：Video channel A weighted value subtracts 1, and weighted value is changed into 3.Then detection circuit can re-start detection and judge, find out current
Weighted value highest register position, is easy to get as the second row secondary series in figure, and its corresponding video channel is video channel B, because
And codec data channel module can call video channel B to encode or decode the preprocessed data of video.Similarly, such as
Shown in Fig. 6, after video channel B completes to dispatch, its weighted value subtracts 1, and weighted value is changed into 3.Then detection circuit can be re-started
Detection judges, finds out present weight value highest register position, is easy to get as the 6th row secondary series in Fig. 6, and corresponding video leads to
Road is video channel F, thus codec data channel module can call video channel F to compile the preprocessed data of video
Code or decoding.
In further embodiments, the row of two-dimensional array table represents that the weighted value of video channel can also be according to incremental order
Arranged, now weighted value is smaller, then illustrate that the called priority of video channel is higher.By by the power of video channel
The corresponding relation of weight values, video channel priority and coding and decoding video order is stored in two-dimensional array table, is needed compared to original
The mode compared one by one the weighted value of each video channel, not only greatly reduces logical operation quantity, reduces out
Wrong possibility, meanwhile, after the completion of video channel scheduling, it is not required that the occurrence of the weighted value of video channel is carried out again
Storage, detection circuit just can efficiently and rapidly complete to compare the weighted value of each video channel according to the position of register
Compared with improving the dispatching efficiency of video channel.
In the present embodiment, the register group module also includes mark module, and the mark module is used for two dimension
The memory cell of the highest priority of coding and decoding video order is marked in array.For example in the present embodiment, two-dimemsional number
Memory cell in group is a certain register, and the weighted value highest register stored that detection electric circuit inspection goes out can be entered
Line flag.So, codec data channel module can just have markd video channel with quick calling, and then logical in the video
The preprocessed data of video is encoded or decoding operate in road, the dispatching efficiency of video channel is improved.
The data dispatching method and device of video pre-filtering described in above-mentioned technical proposal, methods described are applied to video preprocessor
The data scheduling device described device of processing includes scheduling configuration module, and register group module detects circuit, and codec data leads to
Road module；The register group module includes multiple registers, and the register includes multiple memory cell, the memory cell
For storing weighted value；The scheduling configuration module is connected with register group module, the register group module and detection circuit
Connection, the codec data channel module is connected with detection circuit；Then it the described method comprises the following steps：Dispatch configuration module
The corresponding relation of weighted value, video channel priority and the coding and decoding video order of video channel is configured, and the correspondence is closed
System's write-in register group module；Register group module according to the weighted value of the video channel configured, video channel priority with
The corresponding relation of coding and decoding video order, stores the weighted value of video channel；Detection electric circuit inspection is judged in register group module
The video channel of highest priority in coding and decoding video order, and exports coding instruction or solution code instruction；Codec data passage
Module receives coded command, calls the video channel pair of highest priority in the coding and decoding video order detected by detection circuit
Video is encoded；Or, codec data channel module receives solution code instruction, calls the video detected by detection circuit to compile
The video channel of highest priority is decoded to video in decoding order.Methods described can allow video channel to be based on weighted value
It is scheduled, it is ensured that the high video channel of priority can be dispatched in time, and encoding and decoding is carried out to the video in video channel
Operation, meets practical application needs well.Meanwhile, to the weight of the video channel configured by way of register group
The corresponding relation of value, video channel priority and coding and decoding video order is stored, and can be greatly reduced calculating and be compared each
Logical operation during video channel weighted value, without being recorded again to the specific weighted value of each video channel, is saved
Register space, not only increases the dispatching efficiency of video channel, and reduces hardware cost, thus in IC design
Field has wide market prospects.
It should be noted that herein, such as first and second or the like relational terms are used merely to a reality
Body or operation make a distinction with another entity or operation, and not necessarily require or imply these entities or deposited between operating
In any this actual relation or order.Moreover, term " comprising ", "comprising" or its any other variant are intended to
Nonexcludability is included, so that process, method, article or terminal device including a series of key elements not only include those
Key element, but also other key elements including being not expressly set out, or also include being this process, method, article or end
The intrinsic key element of end equipment.In the absence of more restrictions, limited by sentence " including ... " or " including ... "
Key element, it is not excluded that also there is other key element in the process including the key element, method, article or terminal device.This
Outside, herein, " being more than ", " being less than ", " exceeding " etc. are interpreted as not including this number；" more than ", " following ", " within " etc. understand
It is to include this number.
It should be understood by those skilled in the art that, the various embodiments described above can be provided as method, device or computer program production
Product.These embodiments can be using the embodiment in terms of complete hardware embodiment, complete software embodiment or combination software and hardware
Form.All or part of step in the method that the various embodiments described above are related to can be instructed by program correlation hardware come
Complete, described program can be stored in the storage medium that computer equipment can be read, for performing the various embodiments described above side
All or part of step described in method.The computer equipment, includes but is not limited to：Personal computer, server, general-purpose computations
Machine, special-purpose computer, the network equipment, embedded device, programmable device, intelligent mobile terminal, intelligent home device, Wearable
Smart machine, vehicle intelligent equipment etc.；Described storage medium, includes but is not limited to：RAM, ROM, magnetic disc, tape, CD, sudden strain of a muscle
Deposit, USB flash disk, mobile hard disk, storage card, memory stick, webserver storage, network cloud storage etc..
The various embodiments described above are with reference to method, equipment (system) and the computer program product according to embodiment
Flow chart and/or block diagram are described.It should be understood that can be by every in computer program instructions implementation process figure and/or block diagram
One flow and/or the flow in square frame and flow chart and/or block diagram and/or the combination of square frame.These computers can be provided
Programmed instruction is to the processor of computer equipment to produce a machine so that pass through the finger of the computing device of computer equipment
Order, which is produced, to be used to realize what is specified in one flow of flow chart or multiple flows and/or one square frame of block diagram or multiple square frames
The device of function.
These computer program instructions may be alternatively stored in the computer that computer equipment can be guided to work in a specific way and set
In standby readable memory so that the instruction being stored in the computer equipment readable memory, which is produced, includes the manufacture of command device
Product, the command device is realized to be referred in one flow of flow chart or multiple flows and/or one square frame of block diagram or multiple square frames
Fixed function.
These computer program instructions can be also loaded into computer equipment so that performed on a computing device a series of
Operating procedure is to produce computer implemented processing, so that the instruction performed on a computing device is provided for realizing in flow
The step of function of being specified in one flow of figure or multiple flows and/or one square frame of block diagram or multiple square frames.
Although the various embodiments described above are described, those skilled in the art once know basic wound
The property made concept, then can make other change and modification to these embodiments, so embodiments of the invention are the foregoing is only,
Not thereby the scope of patent protection of the present invention, the equivalent structure that every utilization description of the invention and accompanying drawing content are made are limited
Or equivalent flow conversion, or other related technical fields are directly or indirectly used in, similarly it is included in the patent of the present invention
Within protection domain.
Claims (6)
1. a kind of data scheduling device of video pre-filtering, it is characterised in that described device includes scheduling configuration module, register
Group module, detects circuit, codec data channel module；The register group module includes multiple registers, the register
Including multiple memory cell, the memory cell is used to store weighted value；The scheduling configuration module connects with register group module
Connect, the register group module is connected with detection circuit, the codec data channel module is connected with detection circuit；
The scheduling configuration module is used to configure the weighted value of video channel, the priority of video channel and coding and decoding video order
Corresponding relation, and by the corresponding relation write register group module；The corresponding relation is specifically included：Coding and decoding video is suitable
Sequence is preferential to be determined according to the weighted value of video channel, when the weighted value of video channel is identical, coding and decoding video order further according to
The priority of video channel is determined；The corresponding relation is stored in two-dimensional array table, and the row of the two-dimensional array table represents video
The weighted value of passage, the row of the two-dimensional array represent the priority of video channel；The two-dimensional array table is stored in register
In group module；
The register group module is used for according to the corresponding relation configured, and the weighted value of video channel is stored in into memory cell
In；
Detection circuit is used to detect the video channel for judging highest priority in coding and decoding video order in register group module, and
Exports coding is instructed or solution code instruction；
Codec data channel module is used to receive coded command, calls in the coding and decoding video order detected by detection circuit
The video channel of highest priority is encoded to video；Or, codec data channel module is used to receive solution code instruction, adjusts
Video is decoded with the video channel of highest priority in the coding and decoding video order detected by detection circuit.
2. the data scheduling device of video pre-filtering as claimed in claim 1, it is characterised in that the row of the two-dimensional array table
The weighted value for representing video channel is arranged according to order of successively decreasing.
3. the data scheduling device of video pre-filtering as claimed in claim 1, it is characterised in that the register group module is also
Including mark module, the mark module is used to enter the memory cell of the weighted value for the highest priority that is stored with two-dimensional array
Line flag, the weighted value of the highest priority is the corresponding power of current video codec order priority highest video channel
Weight values.
4. a kind of data dispatching method of video pre-filtering, it is characterised in that methods described is applied to the data of video pre-filtering
Dispatching device, described device includes scheduling configuration module, and register group module detects circuit, codec data channel module；Institute
Stating register group module includes multiple registers, and the register includes multiple memory cell, and the memory cell is used to store
Weighted value；The scheduling configuration module is connected with register group module, and the register group module is connected with detection circuit, described
Codec data channel module is connected with detection circuit；Then it the described method comprises the following steps：
Dispatch weighted value, the priority of the video channel pass corresponding with coding and decoding video order of configuration module configuration video channel
System, and the corresponding relation is write into register group module；The corresponding relation is specifically included：The preferential root of coding and decoding video order
Determined according to the weighted value of video channel, when the weighted value of video channel is identical, coding and decoding video order is further according to video channel
Priority determine；The corresponding relation is stored in two-dimensional array table, and the row of the two-dimensional array table represents the power of video channel
Weight values, the row of the two-dimensional array represent the priority of video channel；The two-dimensional array table is stored in register group module；
The weighted value of video channel is stored in memory cell by register group module according to the corresponding relation configured；
Detection electric circuit inspection judges the video channel of highest priority in coding and decoding video order in register group module, and exports
Coded command or solution code instruction；
Codec data channel module receives coded command, calls preferential in the coding and decoding video order detected by detection circuit
Level highest video channel is encoded to video；Or, codec data channel module receives solution code instruction, calls detection electricity
The video channel of highest priority is decoded to video in coding and decoding video order detected by road.
5. the data dispatching method of video pre-filtering as claimed in claim 4, it is characterised in that the row of the two-dimensional array table
The weighted value for representing video channel is arranged according to order of successively decreasing.
6. the data dispatching method of video pre-filtering as claimed in claim 4, it is characterised in that the register group module is also
Including mark module, then methods described includes：
The memory cell of the weighted value for the highest priority that is stored with two-dimensional array is marked mark module, the priority
Highest weighted value is the corresponding weighted value of current video codec order priority highest video channel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510287189.1A CN104853219B (en) | 2015-05-29 | 2015-05-29 | The data dispatching method and device of a kind of video pre-filtering |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510287189.1A CN104853219B (en) | 2015-05-29 | 2015-05-29 | The data dispatching method and device of a kind of video pre-filtering |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104853219A CN104853219A (en) | 2015-08-19 |
| CN104853219B true CN104853219B (en) | 2017-10-03 |
Family
ID=53852517
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510287189.1A Active CN104853219B (en) | 2015-05-29 | 2015-05-29 | The data dispatching method and device of a kind of video pre-filtering |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104853219B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101272542A (en) * | 2008-05-07 | 2008-09-24 | 中兴通讯股份有限公司 | HSDPA scheduling method in communication system |
| CN101453621A (en) * | 2007-12-03 | 2009-06-10 | 北大方正集团有限公司 | Method, system and device for video server resource sharing |
| CN101459611A (en) * | 2008-12-23 | 2009-06-17 | 杭州华三通信技术有限公司 | Data transmission scheduling method, system and device for IP SAN storage |
| CN104333767A (en) * | 2014-10-10 | 2015-02-04 | 厦门雅迅网络股份有限公司 | Multi-channel priority control method and system for vehicle video monitoring system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9264784B2 (en) * | 2013-03-12 | 2016-02-16 | Verizon Patent And Licensing Inc. | Social network-based automated program channel recommender |
-
2015
- 2015-05-29 CN CN201510287189.1A patent/CN104853219B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101453621A (en) * | 2007-12-03 | 2009-06-10 | 北大方正集团有限公司 | Method, system and device for video server resource sharing |
| CN101272542A (en) * | 2008-05-07 | 2008-09-24 | 中兴通讯股份有限公司 | HSDPA scheduling method in communication system |
| CN101459611A (en) * | 2008-12-23 | 2009-06-17 | 杭州华三通信技术有限公司 | Data transmission scheduling method, system and device for IP SAN storage |
| CN104333767A (en) * | 2014-10-10 | 2015-02-04 | 厦门雅迅网络股份有限公司 | Multi-channel priority control method and system for vehicle video monitoring system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104853219A (en) | 2015-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102135963B (en) | Data transfer method and system | |
| CN106549673A (en) | A kind of data compression method and device | |
| CN112559687A (en) | Question identification and query method and device, electronic equipment and storage medium | |
| CN107680144A (en) | A kind of method and device of WebP files conversion | |
| CN106649210B (en) | Data conversion method and device | |
| CN103678314B (en) | Mass data processing system, the device and method extracted based on correlation rule | |
| CN116028618A (en) | Text processing method, text searching method, text processing device, text searching device, electronic equipment and storage medium | |
| CN104853219B (en) | The data dispatching method and device of a kind of video pre-filtering | |
| CN103885913B (en) | Bus coding and decoding device and method thereof | |
| CN109766181A (en) | A kind of RMS schedulability determination method and device based on deep learning | |
| CN107623524B (en) | Hardware-based Huffman coding method and system | |
| CN115238009A (en) | Metadata management method, device and equipment based on blood vessel margin analysis and storage medium | |
| CN116303761A (en) | Distributed warehousing method and device, electronic equipment and storage medium | |
| CN102298782B (en) | System and method for parameter estimation for lossless video compression | |
| CN115329058A (en) | Machine reading understanding method and device for removable insurance document and readable medium | |
| CN115049060A (en) | Business process task execution knowledge recommendation method based on deep learning | |
| CN114282603A (en) | Alarm information clustering method and device and storage medium | |
| CN1964496A (en) | A coder and method and device to realize adaptive arithmetic code | |
| CN106888400A (en) | A kind of method and system for realizing transcoding task scheduling | |
| CN107038188A (en) | A kind of Global ID's generation method and system based on business | |
| CN110658373A (en) | Power distribution network electricity stealing monitoring method based on multi-algorithm fusion, model and readable storage medium | |
| CN110163155A (en) | Processing method, device, electronic equipment and the readable storage medium storing program for executing of human face data | |
| CN105072447B (en) | A kind of method and apparatus for VP9 decoder motion vector predictions | |
| CN110233627A (en) | A kind of system and method for the hardware-compressed based on continuous-flow type | |
| CN115034346B (en) | Unique product code assigning method and device based on GS1 codes and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 350003 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Applicant after: FUZHOU ROCKCHIP ELECTRONICS CO., LTD. Address before: 350003 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Applicant before: Fuzhou Rockchip Semiconductor Co., Ltd. |
|
| COR | Change of bibliographic data | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350003 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee after: Ruixin Microelectronics Co., Ltd Address before: 350003 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee before: Fuzhou Rockchips Electronics Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |