CN104853212B - A kind of devices and methods therefor of Video Decoder caching high efficiency processing - Google Patents
A kind of devices and methods therefor of Video Decoder caching high efficiency processing Download PDFInfo
- Publication number
- CN104853212B CN104853212B CN201510223378.2A CN201510223378A CN104853212B CN 104853212 B CN104853212 B CN 104853212B CN 201510223378 A CN201510223378 A CN 201510223378A CN 104853212 B CN104853212 B CN 104853212B
- Authority
- CN
- China
- Prior art keywords
- block
- data
- reference block
- brightness
- component order
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Image Processing (AREA)
- Image Input (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
The present invention provides a kind of device of Video Decoder caching high efficiency processing, including brightness buffer storage, chroma buffer memory, command catalog module and data combiners block, the command catalog module is by the command catalog of the reference block of input into the chromatic component order of reference block and the luminance component order of reference block, brightness buffer storage, the chromatic component order of chroma buffer memory parallel processing reference block and the luminance component order of reference block；Luminance component order and chromatic component command sequences of the data combiners block according to input, are sequentially output luminance block data and chrominance block data.Present invention also offers a kind of method of Video Decoder caching high efficiency processing, the disposal ability with reference to block command was both improved, has improved the hit rate of single buffer memory again, so as to improve the access speed of reference block, has lifted the performance of Video Decoder.
Description
Technical field
The present invention relates to communication technical field, more particularly to a kind of device of Video Decoder caching high efficiency processing and its
Method.
Background technology
Shown in Figure 1, an existing Video Decoder generally only buffered memory modules, frame of video is frequently as one
Individual block is transmitted, i.e. reference block；This is with reference to Block Brightness address command and colourity address command all in a buffer storage mould
Handled in block, buffered memory modules processing single order needs to consume the regular hour, if had in the short time a large amount of
Address command enter, will buffer storage command input end formed block, fetch ginseng so as to elongate Video Decoder
The time of block is examined, reduces the efficiency of Video Decoder.And due to the reference frame luminance component and colourity in video decoding process
Component is stored separately, if the hit rate of buffer storage will be reduced by carrying out access using same buffer storage,
Increase the number fetched on outside DDR, extend the time that subsequent module in decoder obtains data from buffer storage, so as to
Reduce the service efficiency of buffer storage.
A kind of " method and be that the dynamic caching module of the data deduplication of optimization selects is disclosed in the prior art
System ", is shown in Publication No.：104050098A, publication date are：2014-09-17 Chinese patent, the embodiment of the invention provide use
In method, system and computer program product that the dynamic caching module of the data deduplication for optimization selects.At this
In the embodiment of invention, there is provided the method that the dynamic caching module for the data deduplication for optimization selects.The party
Method includes receiving the request of retrieval data and the request of classifying.This method also include from it is each have it is different configuration of it is multiple not
The identification specific cache module associated with the classification asked in same cache module.Finally, this method includes
To data deduplication in the cache module of identification.But the technical scheme of the invention with the present invention and differ, this specially
Profit application on the basis of the existing single buffer storage of Video Decoder using a buffered memory modules are further added by, respectively
Reference block luminance component retrieval command and chromatic component retrieval command are operated.
The content of the invention
One of the technical problem to be solved in the present invention, it is to provide a kind of dress of Video Decoder caching high efficiency processing
Put, both improved the disposal ability with reference to block command, improve the hit rate of single buffer memory again, so as to improve reference block
Access speed, lift the performance of Video Decoder；Reduce DDR access number, reduce DDR power consumption.
What one of the problem of of the invention, was realized in：A kind of device of Video Decoder caching high efficiency processing, including
Brightness buffer storage, chroma buffer memory, command catalog module and data combiners block, the command catalog module point
Be not connected with brightness buffer storage, chroma buffer memory, the data combiners block respectively with brightness buffer storage, color
Spend buffer storage connection；The command catalog module is used for the command catalog of input into chromatic component order and luminance component
Order, the brightness buffer storage are used for the luminance component order for handling reference block, and the chroma buffer memory is used to locate
Manage the chromatic component order of reference block；The data combiners block is suitable according to the luminance component order and chromatic component order of input
Sequence, it is sequentially output luminance block data and chrominance block data.
Further, the brightness buffer storage is specially：For handling the luminance component order of reference block, and cache
The data for the reference Block Brightness fetched from the DDR being connected with Video Decoder, if access next time according to when, corresponding reference
The brightness data of the address of block exists in brightness buffer storage, then need not take the data of brightness from DDR again, directly from
Corresponding brightness data is taken in brightness buffer storage.
Further, the chroma buffer memory is specially：For handling the chromatic component order of reference block, and cache
The data for the reference block colourity fetched from the DDR being connected with Video Decoder, if access next time according to when, corresponding reference
The chroma data of the address of block exists in chroma buffer memory, then need not take the data of colourity from DDR again, directly from
Corresponding chroma data is taken in chroma buffer memory.
Further, described device further comprises：The command catalog module is by the command catalog of the reference block of input
Into the chromatic component order of reference block and the luminance component order of reference block；Flag bit, the mark are carried in the order of each reference block
Will position is used to indicate that current reference block command is luminance component order or the size of chromatic component order and current reference block；
Brightness or chroma-type of the command catalog module according to current reference block command, the size of block, mark corresponding to generation is simultaneously
It is sent into a flag bit FIFO variables；The chromatic component order of sorted each reference block and the luminance component order difference of reference block
Handled in corresponding input chroma buffer memory and brightness buffer storage, the data combiners block sequential reads out FIFO
Flag bit in variable, the flag bit order in FIFO variables, judges to be currently needed for the brightness for inserting data block and color
Type and size are spent, then takes out the luminance block data of corresponding length respectively from brightness buffer storage, chroma buffer memory
With chrominance block data.
Further, being sequentially output luminance block data and chrominance block data is exported in units of block.
The second technical problem to be solved by the present invention, it is to provide a kind of side of Video Decoder caching high efficiency processing
Method, had both improved the disposal ability with reference to block command, improved the hit rate of single buffer memory again, so as to improve reference block
Access speed, lift the performance of Video Decoder；Reduce DDR access number, reduce DDR power consumption.
What the two of the problem of of the invention were realized in：A kind of method of Video Decoder caching high efficiency processing, it is described
Method need to provide brightness buffer storage, chroma buffer memory, command catalog module and data combiners block；The order
Sort module by the command catalog of the reference block of input into the chromatic component order of reference block and the luminance component order of reference block,
Using the luminance component order of brightness buffer storage processing reference block, chroma buffer memory handles the chromatic component of reference block
Order；Luminance component order and chromatic component command sequences of the data combiners block according to input, are sequentially output luminance block data
With chrominance block data.
Further, the brightness buffer storage is specially：For handling the luminance component order of reference block, and cache
The data for the reference Block Brightness fetched from the DDR being connected with Video Decoder, if access next time according to when, corresponding reference
The brightness data of the address of block exists in brightness buffer storage, then need not take the data of brightness from DDR again, directly from
Corresponding brightness data is taken in brightness buffer storage.
Further, the chroma buffer memory is specially：For handling the chromatic component order of reference block, and cache
The data for the reference block colourity fetched from the DDR being connected with Video Decoder, if access next time according to when, corresponding reference
The chroma data of the address of block exists in chroma buffer memory, then need not take the data of colourity from DDR again, directly from
Corresponding chroma data is taken in chroma buffer memory.
Further, methods described further comprises：The command catalog module is by the command catalog of the reference block of input
Into the chromatic component order of reference block and the luminance component order of reference block；Flag bit, the mark are carried in the order of each reference block
Will position is used to indicate that current reference block command is luminance component order or the size of chromatic component order and current reference block；
Brightness or chroma-type of the command catalog module according to current reference block command, the size of block, mark corresponding to generation is simultaneously
It is sent into a flag bit FIFO variables；The chromatic component order of sorted each reference block and the luminance component order difference of reference block
Handled in corresponding input chroma buffer memory and brightness buffer storage, the data combiners block sequential reads out FIFO
Flag bit in variable, the flag bit order in FIFO variables, judges to be currently needed for the brightness for inserting data block and color
Type and size are spent, then takes out the luminance block data of corresponding length respectively from brightness buffer storage, chroma buffer memory
With chrominance block data.
Further, being sequentially output luminance block data and chrominance block data is exported in units of block.
The invention has the advantages that：The present invention is pressed using the reference block address to input video decoder buffer memory
Brightness, chroma-type are classified, and different reference block address is handled using different buffer storage, double buffering is formd and deposits
The parallel processing of reservoir, had both improved the disposal ability with reference to block command, improved the hit rate of single buffer memory again, so as to
The access speed of reference block is improved, lifts the performance of Video Decoder；Reduce DDR access number, reduce DDR work(
Consumption.
Brief description of the drawings
Fig. 1 is the structured flowchart of Video Decoder buffer storage in the prior art.
Fig. 2 is the structured flowchart of the present invention.
Fig. 3 is the schematic flow sheet of the present invention.
Embodiment
Refer to shown in Fig. 2, a kind of device of Video Decoder of the invention caching high efficiency processing, including brightness buffering
Memory, chroma buffer memory, command catalog module and data combiners block, the command catalog module respectively with brightness
Buffer storage, the connection of chroma buffer memory, the data combiners block are deposited with brightness buffer storage, chroma buffer respectively
Reservoir connects；(DDR being connected with Video Decoder is connected such as Fig. 1 with brightness buffer storage, chroma buffer memory respectively)
The command catalog module is used for chromatic component order of the command catalog of the reference block of input into reference block and reference block
Luminance component order, the brightness buffer storage are used for the luminance component order for handling reference block, the chroma buffer storage
Device is used for the chromatic component order for handling reference block；The data combiners block is according to the luminance component order of input and colourity point
Command sequences are measured, are sequentially output luminance block data and chrominance block data.This is sequentially output luminance block data and chrominance block data
Exported in units of block (as shown in dotted line frame in Fig. 2).
In addition, the brightness of reference block and chromatic component order are to separate synchronization process in the present invention, it is and decoding process one
Corresponding to one.
In the present invention, the brightness buffer storage is specially：For handling the luminance component order of reference block, and press
The data for the reference Block Brightness fetched according to storage substitute mode caching from the DDR being connected with Video Decoder, if taken next time
When data, the brightness data of the address of corresponding reference block exists in brightness buffer storage, then need not be again from DDR
The data of brightness are taken, corresponding brightness data is directly taken from brightness buffer storage.
The chroma buffer memory is specially：Replaced for handling the chromatic component order of reference block, and according to storage
Mode caches the data for the reference block colourity fetched from the DDR being connected with Video Decoder, if next time access according to when,
The chroma data of the address of corresponding reference block exists in chroma buffer memory, then need not take the number of colourity from DDR again
According to directly taking corresponding chroma data from chroma buffer memory.
Need exist for explanation be：Described device further comprises：The command catalog module is by the reference block of input
Command catalog is into the chromatic component order of reference block and the luminance component order of reference block；With mark in the order of each reference block
Position, the flag bit are used to indicate that current reference block command is luminance component order or chromatic component order and current reference block
Size；Brightness or chroma-type of the command catalog module according to current reference block command, the size of block, corresponding to generation
Indicate and be sent into a flag bit FIFO variables；The chromatic component order of sorted each reference block and the luminance component life of reference block
Order is corresponded to handled in input chroma buffer memory and brightness buffer storage respectively, and the data combiners block is read successively
The flag bit gone out in FIFO variables, the flag bit order in FIFO variables, judges to be currently needed for inserting the bright of data block
Degree and chroma-type and size, then the brightness of corresponding length is taken out from brightness buffer storage, chroma buffer memory respectively
Block number evidence and chrominance block data.(i.e. using be transmitted through in FIFO variables come flag bit and data length sequence from corresponding colourity
Luminance block data and chrominance block data are read in buffer storage or brightness buffer storage) flag bit in the FIFO variables,
For notifying how data combiners block merges to brightness and chroma data.
Refer to shown in Fig. 2 and Fig. 3, a kind of method of Video Decoder of the invention caching high efficiency processing, the side
Method need to provide brightness buffer storage, chroma buffer memory, command catalog module and data combiners block；The order point
Generic module into the chromatic component order of reference block and the luminance component order of reference block, adopts the command catalog of the reference block of input
With the luminance component order of brightness buffer storage processing reference block, the chromatic component life of chroma buffer memory processing reference block
Order；Luminance component order and chromatic component command sequences of the data combiners block according to input, be sequentially output luminance block data and
Chrominance block data.This is sequentially output luminance block data and chrominance block data are that (dotted line frame in such as Fig. 2 is exported in units of block
It is shown).
In the present invention, the brightness buffer storage is specially：For handling the luminance component order of reference block, and press
The data for the reference Block Brightness fetched according to storage substitute mode caching from the DDR being connected with Video Decoder, if taken next time
When data, the brightness data of the address of corresponding reference block exists in brightness buffer storage, then need not be again from DDR
The data of brightness are taken, corresponding brightness data is directly taken from brightness buffer storage.
The chroma buffer memory is specially：Replaced for handling the chromatic component order of reference block, and according to storage
Mode caches the data for the reference block colourity fetched from the DDR being connected with Video Decoder, if next time access according to when,
The chroma data of the address of corresponding reference block exists in chroma buffer memory, then need not take the number of colourity from DDR again
According to directly taking corresponding chroma data from chroma buffer memory.
In addition, methods described further comprises：The command catalog module is by the command catalog of the reference block of input into ginseng
Examine the chromatic component order of block and the luminance component order of reference block；Flag bit, the flag bit are carried in the order of each reference block
For indicating that current reference block command is luminance component order or the size of chromatic component order and current reference block；It is described
Brightness or chroma-type of the command catalog module according to current reference block command, the size of block, generate corresponding mark and be sent into
One flag bit FIFO variables；The chromatic component order of sorted each reference block and the luminance component order of reference block correspond to respectively
Handled in input chroma buffer memory and brightness buffer storage, the data combiners block sequential reads out FIFO variables
In flag bit, in FIFO variables flag bit order, judge to be currently needed for the brightness for inserting data block and colourity class
Type and size, then the luminance block data and color of corresponding length are taken out from brightness buffer storage, chroma buffer memory respectively
Spend block number evidence.Flag bit in the FIFO variables, for notifying data combiners block is how to carry out to brightness and chroma data
Merge.
In a word, the present invention presses brightness, chroma-type using the reference block address to input video decoder buffer memory
Classified, different reference block address is handled using different buffer storage, form the parallel place of double-buffer memory
Reason, had both improved the disposal ability with reference to block command, and had improved the hit rate of single buffer memory again, so as to improve reference block
Access speed, lift the performance of Video Decoder；Reduce DDR access number, reduce DDR power consumption.
The foregoing is only presently preferred embodiments of the present invention, all equivalent changes done according to scope of the present invention patent with
Modification, it should all belong to the covering scope of the present invention.
Claims (8)
- A kind of 1. device of Video Decoder caching high efficiency processing, it is characterised in that：Delay including brightness buffer storage, colourity Rush memory, command catalog module and data combiners block, the command catalog module respectively with brightness buffer storage, color Buffer storage connection is spent, the data combiners block is connected with brightness buffer storage, chroma buffer memory respectively；It is described Command catalog module is used for the command catalog of input into chromatic component order and luminance component order, the brightness buffer-stored Device is used for the luminance component order for handling reference block, and the chroma buffer memory is used for the chromatic component life for handling reference block Order；Luminance component order and chromatic component command sequences of the data combiners block according to input, are sequentially output brightness block number According to chrominance block data；Described device further comprises：Colourity of the command catalog module by the command catalog of the reference block of input into reference block Component order and the luminance component order of reference block；Flag bit is carried in the order of each reference block, the flag bit is used to indicate and worked as Preceding with reference to block command is luminance component order or the size of chromatic component order and current reference block；The command catalog mould Brightness or chroma-type of the root tuber according to current reference block command, the size of block, generate corresponding mark and be sent into a flag bit FIFO variables；The chromatic component order of sorted each reference block and the luminance component order of reference block correspond to input colourity respectively Handled in buffer storage and brightness buffer storage, the data combiners block sequential reads out the mark in FIFO variables Position, the flag bit order in FIFO variables, judges to be currently needed for the brightness for inserting data block and chroma-type and size, Take out the luminance block data and chrominance block data of corresponding length respectively from brightness buffer storage, chroma buffer memory again.
- A kind of 2. device of Video Decoder caching high efficiency processing according to claim 1, it is characterised in that：It is described bright Spending buffer storage is specially：For handling the luminance component order of reference block, and cache from the DDR being connected with Video Decoder In the data of reference Block Brightness fetched, if access next time according to when, the brightness data of the address of corresponding reference block is bright Exist in degree buffer storage, then need not take the data of brightness from DDR again, directly taken from brightness buffer storage correspondingly Brightness data.
- A kind of 3. device of Video Decoder caching high efficiency processing according to claim 1, it is characterised in that：The color Spending buffer storage is specially：For handling the chromatic component order of reference block, and cache from the DDR being connected with Video Decoder In the data of reference block colourity fetched, if access next time according to when, the chroma data of the address of corresponding reference block is in color Exist in degree buffer storage, then need not take the data of colourity from DDR again, directly taken from chroma buffer memory correspondingly Chroma data.
- A kind of 4. device of Video Decoder caching high efficiency processing according to claim 1, it is characterised in that：It is defeated successively Going out luminance block data and chrominance block data is exported in units of block.
- A kind of 5. method of Video Decoder caching high efficiency processing, it is characterised in that：Methods described need to provide brightness buffering and deposit Reservoir, chroma buffer memory, command catalog module and data combiners block；The command catalog module is by the reference of input The command catalog of block is into the chromatic component order of reference block and the luminance component order of reference block, at brightness buffer storage The luminance component order of reference block is managed, chroma buffer memory handles the chromatic component order of reference block；Data combiners block root Luminance component order and chromatic component command sequences according to input, are sequentially output luminance block data and chrominance block data；Methods described further comprises：Colourity of the command catalog module by the command catalog of the reference block of input into reference block Component order and the luminance component order of reference block；Flag bit is carried in the order of each reference block, the flag bit is used to indicate and worked as Preceding with reference to block command is luminance component order or the size of chromatic component order and current reference block；The command catalog mould Brightness or chroma-type of the root tuber according to current reference block command, the size of block, generate corresponding mark and be sent into a flag bit FIFO variables；The chromatic component order of sorted each reference block and the luminance component order of reference block correspond to input colourity respectively Handled in buffer storage and brightness buffer storage, the data combiners block sequential reads out the mark in FIFO variables Position, the flag bit order in FIFO variables, judges to be currently needed for the brightness for inserting data block and chroma-type and size, Take out the luminance block data and chrominance block data of corresponding length respectively from brightness buffer storage, chroma buffer memory again.
- A kind of 6. method of Video Decoder caching high efficiency processing according to claim 5, it is characterised in that：It is described bright Spending buffer storage is specially：For handling the luminance component order of reference block, and cache from the DDR being connected with Video Decoder In the data of reference Block Brightness fetched, if access next time according to when, the brightness data of the address of corresponding reference block is bright Exist in degree buffer storage, then need not take the data of brightness from DDR again, directly taken from brightness buffer storage correspondingly Brightness data.
- A kind of 7. method of Video Decoder caching high efficiency processing according to claim 5, it is characterised in that：The color Spending buffer storage is specially：For handling the chromatic component order of reference block, and cache from the DDR being connected with Video Decoder In the data of reference block colourity fetched, if access next time according to when, the chroma data of the address of corresponding reference block is in color Exist in degree buffer storage, then need not take the data of colourity from DDR again, directly taken from chroma buffer memory correspondingly Chroma data.
- A kind of 8. method of Video Decoder caching high efficiency processing according to claim 5, it is characterised in that：It is defeated successively Going out luminance block data and chrominance block data is exported in units of block.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510223378.2A CN104853212B (en) | 2015-05-05 | 2015-05-05 | A kind of devices and methods therefor of Video Decoder caching high efficiency processing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510223378.2A CN104853212B (en) | 2015-05-05 | 2015-05-05 | A kind of devices and methods therefor of Video Decoder caching high efficiency processing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104853212A CN104853212A (en) | 2015-08-19 |
| CN104853212B true CN104853212B (en) | 2018-02-16 |
Family
ID=53852512
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510223378.2A Active CN104853212B (en) | 2015-05-05 | 2015-05-05 | A kind of devices and methods therefor of Video Decoder caching high efficiency processing |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104853212B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1072810A (en) * | 1991-11-19 | 1993-06-02 | 麦克罗维森公司 | The method and apparatus of video signal ciphering and deciphering |
| CN102256131A (en) * | 2011-07-28 | 2011-11-23 | 杭州士兰微电子股份有公司 | Data frame storage space configuration method for video coding |
| CN104050098A (en) * | 2013-03-13 | 2014-09-17 | 国际商业机器公司 | Dynamic caching module selection for optimized data deduplication |
| CN104168485A (en) * | 2014-07-15 | 2014-11-26 | 清华大学 | High-speed cache processing method and apparatus for video image |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8705630B2 (en) * | 2006-02-10 | 2014-04-22 | Nvidia Corporation | Adapting one type of encoder to another type of encoder |
-
2015
- 2015-05-05 CN CN201510223378.2A patent/CN104853212B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1072810A (en) * | 1991-11-19 | 1993-06-02 | 麦克罗维森公司 | The method and apparatus of video signal ciphering and deciphering |
| CN102256131A (en) * | 2011-07-28 | 2011-11-23 | 杭州士兰微电子股份有公司 | Data frame storage space configuration method for video coding |
| CN104050098A (en) * | 2013-03-13 | 2014-09-17 | 国际商业机器公司 | Dynamic caching module selection for optimized data deduplication |
| CN104168485A (en) * | 2014-07-15 | 2014-11-26 | 清华大学 | High-speed cache processing method and apparatus for video image |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104853212A (en) | 2015-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105183557B (en) | A kind of hardware based configurable data compression system | |
| CN105096367B (en) | Optimize the method and device of Canvas rendering performances | |
| CN104603834A (en) | Methods and systems for multimedia data processing | |
| WO2015087078A2 (en) | Method of and apparatus for displaying an output surface in data processing systems | |
| CN106055274A (en) | Data storage method, data reading method and electronic device | |
| CN107506482A (en) | A kind of large-scale data processing unit and method based on Stream Processing framework | |
| CN100378687C (en) | A cache prefetch module and method thereof | |
| CN108287877A (en) | A kind of RIB renders compressed file FPGA compression/decompression compression systems and hardware decompressing method | |
| CN102521356B (en) | Regular expression matching equipment and method on basis of deterministic finite automaton | |
| CN103517085B (en) | Method for implementing remote server management based on video decoding design | |
| CN108829740A (en) | Date storage method and device | |
| CN105550979A (en) | High-data-throughput texture cache hierarchy structure | |
| CN104536700B (en) | Quick storage/the read method and system of a kind of bit stream data | |
| CN114302087B (en) | MIPI data transmission mode conversion method and device and electronic equipment | |
| CN103389413B (en) | A kind of real-time statistical method of spectral histogram | |
| CN106201918B (en) | A kind of method and system based on big data quantity and extensive caching quick release | |
| CN105446699A (en) | Data frame queue management method | |
| CN104853212B (en) | A kind of devices and methods therefor of Video Decoder caching high efficiency processing | |
| EP3872642B1 (en) | Caching device, cache, system, method and apparatus for processing data, and medium | |
| CN102055549B (en) | Rate matching device and method for long term evolution system | |
| CN101741743A (en) | Network address sort-based bidirectional stream combining method | |
| CN103095595A (en) | Network data management method based on one-way parallel multiple chain lists and system thereof | |
| CN103823444B (en) | The communication means of the upper and lower computer of semiconductor equipment and communication system | |
| CN101399978A (en) | Reference frame data reading method in hardware decoder and apparatus thereof | |
| CN106126195B (en) | A kind of information processing method and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EXSB | Decision made by sipo to initiate substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Applicant after: FUZHOU ROCKCHIP ELECTRONICS CO., LTD. Address before: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Applicant before: Fuzhou Rockchip Semiconductor Co., Ltd. |
|
| COR | Change of bibliographic data | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee after: Ruixin Microelectronics Co., Ltd Address before: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee before: Fuzhou Rockchips Electronics Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |