CN104808482B - The method and system that a kind of fault redundance is processed - Google Patents

The method and system that a kind of fault redundance is processed Download PDF

Info

Publication number
CN104808482B
CN104808482B CN201510100219.3A CN201510100219A CN104808482B CN 104808482 B CN104808482 B CN 104808482B CN 201510100219 A CN201510100219 A CN 201510100219A CN 104808482 B CN104808482 B CN 104808482B
Authority
CN
China
Prior art keywords
dsp
voltage
preset value
accelerometer
fpga
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510100219.3A
Other languages
Chinese (zh)
Other versions
CN104808482A (en
Inventor
赖重平
罗京
朱跃欧
陈启发
李振
张文跃
姜宏伟
朱琳
宋建红
邓皓
汪婷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CRRC Zhuzhou Locomotive Co Ltd
Original Assignee
CSR Zhuzhou Electric Locomotive Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CSR Zhuzhou Electric Locomotive Co Ltd filed Critical CSR Zhuzhou Electric Locomotive Co Ltd
Priority to CN201510100219.3A priority Critical patent/CN104808482B/en
Publication of CN104808482A publication Critical patent/CN104808482A/en
Application granted granted Critical
Publication of CN104808482B publication Critical patent/CN104808482B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

This application provides a kind of method that fault redundance is processed, the system that the method is applied to fault redundance process, the system include memory, DSP, FPGA and sensor, and sensor includes the first accelerometer and the second accelerometer;Often to the last electricity of DSP, memory alternately stores a preset value in two preset values;DSP reads a preset value from memory, and when preset value is the first preset value, to I/O mouth output HIGH voltage, when preset value is the second preset value, DSP exports low-voltage to I/O mouth to DSP;FPGA reads the magnitude of voltage of I/O mouth output, and when magnitude of voltage is for high voltage, FPGA is filtered computing to the signal of the first accelerometer, and when magnitude of voltage is for low-voltage, FPGA is filtered computing to the signal of the second accelerometer;Filtered accekeration is sent to the DSP.Rationally two accelerometers are utilized, reduce components and parts fatigue damage, increase the service life.

Description

The method and system that a kind of fault redundance is processed
Technical field
The application is related to moving vehicle troubleshooting field, the method and system that more particularly to a kind of fault redundance is processed.
Background technology
With the development of technology, people require more and more higher to the method that the acceleration fault redundance of moving vehicle is processed.
There are two accelerometers in existing sensor, be referred to as accelerometer a and accelerometer b.During normal work Only computing is filtered with the value of an accelerometer.There are two problems in do so:One is to increase components and parts fatigue loss, and two Be if just this using accelerometer be broken and will result in acceleration output valve mistake.
Therefore, how rationally using two accelerometers, reduce components and parts fatigue damage, it is this area to increase the service life The current technical issues that need to address of technical staff.
Content of the invention
Technical problems to be solved in this application are to provide the method and system that a kind of fault redundance is processed, and solve existing When an accelerometer is used alone in technology, increase components and parts fatigue loss, and if the acceleration that just this uses Meter is broken the problem that will result in acceleration output valve mistake.
Its concrete scheme is as follows:
A kind of method that fault redundance is processed, the system that methods described is applied to fault redundance process, the system include Memory, DSP, FPGA and sensor, the sensor include the first accelerometer and the second accelerometer;
The method includes:
Often to the last electricity of the DSP, the memory alternately stores a preset value in two preset values;
The DSP reads a preset value of the storage from the memory, when a described preset value is the During one preset value, the DSP is to I/O mouth output HIGH voltage, when a described preset value is the second preset value, the DSP Low-voltage is exported to the I/O mouth;
The FPGA reads the magnitude of voltage of the I/O mouth output, and when the magnitude of voltage is high voltage, the FPGA is to institute The signal for stating the first accelerometer is filtered computing, and when the magnitude of voltage is low-voltage, the FPGA adds to described second The signal of speedometer is filtered computing;Filtered accekeration is sent to the DSP.
Above-mentioned method, it is preferred that also include:
Show the filtered accekeration.
The system that a kind of fault redundance is processed, the system include:
It is sequentially connected memory, DSP, FPGA and the sensor for connecing;
The sensor includes the first accelerometer and the second accelerometer;
The memory is used for, often to the last electricity of the DSP, alternately storing a preset value in two preset values;
The DSP is used for reading a preset value of the storage from the memory, when a described preset value During for the first preset value, the DSP is to I/O mouth output HIGH voltage, when a described preset value is the second preset value, described DSP exports low-voltage to the I/O mouth;
The FPGA is used for reading the magnitude of voltage of I/O mouth output, when the magnitude of voltage is high voltage, the FPGA Signal to first accelerometer is filtered computing, and when the magnitude of voltage is low-voltage, the FPGA is to described the The signal of two accelerometers is filtered computing;Filtered accekeration is sent to the DSP.
Above-mentioned system, it is preferred that the memory is eeprom memory.
Above-mentioned system, it is preferred that also include:
Display, the display are connected with the DSP, for showing the filtered accekeration.
In the method that the fault redundance that the application is provided is processed, methods described is applied to the system of fault redundance process, institute The system of stating includes memory, DSP, FPGA and sensor, and the sensor includes the first accelerometer and the second accelerometer;In advance Two preset values are first set, and often to the last electricity of the DSP, the memory alternating stores one in described two preset values Preset value;The DSP reads a preset value of the storage from the memory, when a described preset value is first During preset value, the DSP to I/O mouth output HIGH voltage, when a described preset value is the second preset value, the DSP to The I/O mouth exports low-voltage;The FPGA reads the magnitude of voltage of the I/O mouth output, when the magnitude of voltage is high voltage, The FPGA is filtered computing to the signal of first accelerometer, when the magnitude of voltage is low-voltage, the FPGA Signal to second accelerometer is filtered computing;Filtered accekeration is sent to the DSP.In the application Upper electricity all automatic switchover accelerometers, are used alternatingly two accelerometers every time, and to reduce components and parts fatigue damage, prolongation makes With the life-span, when certain accelerometer breaks down, it is only necessary to reactivate magnetic suspension train, namely re-power, i.e., Suspension system can be made to work on, it is ensured that the reliability of suspension system.
Description of the drawings
For the technical scheme being illustrated more clearly that in the embodiment of the present application, below will be to making needed for embodiment description Accompanying drawing is briefly described, it should be apparent that, drawings in the following description are only some embodiments of the present application, for For those of ordinary skill in the art, without having to pay creative labor, which can also be obtained according to these accompanying drawings His accompanying drawing.
Fig. 1 is the flow chart of the embodiment of the method that a kind of fault redundance of the application is processed;
Fig. 2 is the structural representation of the system embodiment that a kind of fault redundance of the application is processed;
Fig. 3 is the unconverted schematic diagram of acceleration output valve in the application;
Fig. 4 is the schematic diagram of acceleration output valve fluctuation in the application.
Specific embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present application, the technical scheme in the embodiment of the present application is carried out clear, complete Site preparation is described, it is clear that described embodiment is only some embodiments of the present application, rather than whole embodiments.It is based on Embodiment in the application, it is every other that those of ordinary skill in the art are obtained under the premise of creative work is not made Embodiment, belongs to the scope of the application protection.
With reference to Fig. 1, the flow chart for showing the embodiment of the method that a kind of fault redundance of the application is processed, can include following Step:
Step S101:Often to the last electricity of the DSP, the memory replaces stored in two preset values to be preset Value.
Fault redundance processing method in the application is applied in the system of fault redundance process, and the system includes storage Device, DSP, FPGA and sensor, the sensor include the first accelerometer and the second accelerometer.
Step S102:The DSP reads a preset value of the storage from the memory, when described one pre- If value is for the first preset value, the DSP to I/O mouth output HIGH voltage, when a described preset value is the second preset value, The DSP exports low-voltage to the I/O mouth.
Step S103:The FPGA reads the magnitude of voltage of the I/O mouth output, when the magnitude of voltage is high voltage, institute State FPGA and computing is filtered to the signal of first accelerometer, when the magnitude of voltage is low-voltage, described FPGA pair The signal of second accelerometer is filtered computing;Filtered accekeration is sent to the DSP.
In the application, also include:
Show the filtered accekeration.
In the method that the fault redundance that the application is provided is processed, methods described is applied to the system of fault redundance process, institute The system of stating includes memory, DSP, FPGA and sensor, and the sensor includes the first accelerometer and the second accelerometer;In advance Two preset values are first set, and often to the last electricity of the DSP, the memory alternating stores one in described two preset values Preset value;The DSP reads a preset value of the storage from the memory, when a described preset value is first During preset value, the DSP to I/O mouth output HIGH voltage, when a described preset value is the second preset value, the DSP to The I/O mouth exports low-voltage;The FPGA reads the magnitude of voltage of the I/O mouth output, when the magnitude of voltage is high voltage, The FPGA is filtered computing to the signal of first accelerometer, when the magnitude of voltage is low-voltage, the FPGA Signal to second accelerometer is filtered computing;Filtered accekeration is sent to the DSP.In the application Upper electricity all automatic switchover accelerometers, are used alternatingly two accelerometers every time, and to reduce components and parts fatigue damage, prolongation makes With the life-span, when certain accelerometer breaks down, it is only necessary to reactivate magnetic suspension train, namely re-power, i.e., Suspension system can be made to work on, it is ensured that the reliability of suspension system.
Corresponding with the method provided by the embodiment of the method that a kind of fault redundance of above-mentioned the application is processed, referring to Fig. 2, this Application additionally provides a kind of system embodiment of fault redundance process, and in the present embodiment, the system includes:
It is sequentially connected memory 204, DSP (203), FPGA (202) and the sensor 201 for connecing;The sensor 201 includes First accelerometer 205 and the second accelerometer 206.
The memory 204 is used for, often to described DSP (203) last electricity, alternately storing in two preset values Preset value.
Described DSP (203) are used for reading a preset value of the storage from the memory 204, when described one When individual preset value is the first preset value, DSP (203) to I/O mouth output HIGH voltage, when a described preset value is second During preset value, DSP (203) export low-voltage to the I/O mouth.
Described FPGA (202) are used for reading the magnitude of voltage of I/O mouth output, when the magnitude of voltage is high voltage, institute State FPGA (202) and computing is filtered to the signal of first accelerometer, when the magnitude of voltage is low-voltage, described FPGA (202) is filtered computing to the signal of second accelerometer;Filtered accekeration is sent to the DSP (203).
In the application, the memory 204 is eeprom memory.
In the application, also include:
Display, the display are connected with the DSP, for showing the filtered accekeration.
During implementing, DSP power down can preserve the EEPROM of data and realize supplying electricity to a road I/O per the last time The magnitude of voltage of mouthful output height alternately switching, FPGA by read the magnitude of voltage of this I/O mouth come determine using plus degree meter a still add The signal of speedometer b is filtered computing.So upper electricity all uses the signal of different accelerometers every time, if driver has found to add The value of speed is not right, it is possible to which simply last TURP changes another accelerometer and devotes oneself to work again.While recording, stop After change faulty accelerometer.
The voltage that present DSP goes up mono- road I/O mouth of electricity Dui every time is switched over, and when specifically for low level, goes up electricity next time It is just high level, then next time is just low level.
FPGA is sampled to this road I/O mouth voltage, if high level is transported using the signal of a road accelerometer Calculate, if low level enters row operation using the signal of another road accelerometer.
When laboratory's connection sensor is tested, an accelerometer of deliberately at will dismantling, shake sensing afterwards again Device, surveys the filtered accekeration M1 of FPGA with oscillograph, and when certain, to measure accekeration unchanged, as shown in figure 3, again again To electricity on circuit board once after survey again plus angle value is just changed, as the shake of sensor becomes fluctuation, as shown in Figure 4.This explanation Scheme is successfully realized the switching of accelerometer fault redundance.
In sum, this application provides a kind of method and system of fault redundance process, rationally utilize two acceleration Meter, reduces components and parts fatigue damage, increases the service life.
It should be noted that each embodiment in this specification is all described by the way of going forward one by one, each embodiment weight Point explanation is all difference with other embodiment, between each embodiment identical similar part mutually referring to. For device class embodiment, due to itself and embodiment of the method basic simlarity, so description is fairly simple, related part ginseng See the part explanation of embodiment of the method.
Finally, in addition it is also necessary to explanation, herein, such as first and second or the like relational terms be used merely to by One entity or operation are made a distinction with another entity or operation, and not necessarily require or imply these entities or operation Between exist any this actual relation or order.And, term " including ", "comprising" or its any other variant meaning Covering including for nonexcludability, so that a series of process including key elements, method, article or equipment not only include that A little key elements, but also other key elements including being not expressly set out, or also include for this process, method, article or The intrinsic key element of equipment.In the absence of more restrictions, the key element for being limited by sentence "including a ...", does not arrange Remove and also there is other identical element in the process for including the key element, method, article or equipment.
For convenience of description, it is divided into various units with function when describing apparatus above to be respectively described.Certainly, implementing this The function of each unit can be realized in same or multiple softwares and/or hardware during application.
As seen through the above description of the embodiments, those skilled in the art can be understood that the application can Mode by software plus required general hardware platform is realizing.Based on such understanding, the technical scheme essence of the application On the part that in other words prior art contributed can be embodied in the form of software product, the computer software product Can be stored in storage medium, such as ROM/RAM, magnetic disc, CD etc., use so that a computer equipment including some instructions (can be personal computer, server, or network equipment etc.) executes some of each embodiment of the application or embodiment Method described in part.
Above the method and system that a kind of fault redundance provided herein is processed are described in detail, herein Apply specific case to be set forth the principle of the application and embodiment, the explanation of above example is only intended to help Understand the present processes and its core concept;Simultaneously for one of ordinary skill in the art, according to the thought of the application, All will change in specific embodiments and applications, in sum, this specification content is should not be construed as to this The restriction of application.

Claims (5)

1. a kind of method that fault redundance is processed, it is characterised in that methods described is applied to fault redundance processing system, the system System includes memory, DSP, FPGA and sensor, and the sensor includes the first accelerometer and the second accelerometer;
The method includes:
Often to the last electricity of the DSP, the memory alternately stores a preset value in two preset values;
The DSP reads a preset value of storage from the memory, when the preset value for reading is the first preset value When, to I/O mouth output HIGH voltage, when the preset value for reading is the second preset value, the DSP is to the I/O for the DSP Mouth output low-voltage;
The FPGA reads the magnitude of voltage of the I/O mouth output, and when the magnitude of voltage is high voltage, the FPGA is to described the The signal of one accelerometer is filtered computing, and when the magnitude of voltage is low-voltage, the FPGA is to second acceleration The signal of meter is filtered computing;Filtered accekeration is sent to the DSP.
2. method according to claim 1, it is characterised in that also include:
Show the filtered accekeration.
3. the system that a kind of fault redundance is processed, it is characterised in that the system includes:
It is sequentially connected memory, DSP, FPGA and the sensor for connecing;
The sensor includes the first accelerometer and the second accelerometer;
Wherein, first accelerometer and second accelerometer are connected with the FPGA respectively;
The memory is used for, often to the last electricity of the DSP, alternately storing a preset value in two preset values;
The DSP is used for reading a preset value of storage from the memory, when the preset value for reading is pre- for first If during value, to I/O mouth output HIGH voltage, when the preset value for reading is the second preset value, the DSP is to institute for the DSP State I/O mouth output low-voltage;
The FPGA is used for reading the magnitude of voltage of I/O mouth output, and when the magnitude of voltage is high voltage, the FPGA is to institute The signal for stating the first accelerometer is filtered computing, and when the magnitude of voltage is low-voltage, the FPGA adds to described second The signal of speedometer is filtered computing;Filtered accekeration is sent to the DSP.
4. system according to claim 3, it is characterised in that the memory is eeprom memory.
5. system according to claim 3, it is characterised in that also include:
Display, the display are connected with the DSP, for showing the filtered accekeration.
CN201510100219.3A 2015-03-06 2015-03-06 The method and system that a kind of fault redundance is processed Active CN104808482B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510100219.3A CN104808482B (en) 2015-03-06 2015-03-06 The method and system that a kind of fault redundance is processed

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510100219.3A CN104808482B (en) 2015-03-06 2015-03-06 The method and system that a kind of fault redundance is processed

Publications (2)

Publication Number Publication Date
CN104808482A CN104808482A (en) 2015-07-29
CN104808482B true CN104808482B (en) 2017-03-08

Family

ID=53693417

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510100219.3A Active CN104808482B (en) 2015-03-06 2015-03-06 The method and system that a kind of fault redundance is processed

Country Status (1)

Country Link
CN (1) CN104808482B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019055049A1 (en) * 2017-09-18 2019-03-21 Robert Bosch Tool Corporation Method to ensure safety critical functionality for an electrically powered machine

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6023664A (en) * 1996-10-16 2000-02-08 Automotive Systems Laboratory, Inc. Vehicle crash sensing system
CN1275000A (en) * 1999-05-24 2000-11-29 松下电器产业株式会社 Equipment and method for redundant switching control
CN1831683A (en) * 2005-03-10 2006-09-13 西门子公司 Diagnosis of parallel-connected redundant signal output channels
CN201130309Y (en) * 2007-09-18 2008-10-08 重庆川仪总厂有限公司 Redundancy switch control circuit
JP2008262426A (en) * 2007-04-12 2008-10-30 Fuji Electric Fa Components & Systems Co Ltd Duplex controller system and controller
CN101517419A (en) * 2006-10-02 2009-08-26 赛博光学半导体公司 Level sensor with redundant accelerometers
CN202141905U (en) * 2011-06-28 2012-02-08 北京荣信慧科科技有限公司 Control system redundancy switching device based on high speed serial communication
CN103140814A (en) * 2010-10-11 2013-06-05 通用电气公司 Systems, methods, and apparatus for detecting shifts in redundant sensor signals
CN203299570U (en) * 2013-06-07 2013-11-20 河北汉光重工有限责任公司 Multiplex multi-channel multi-redundancy collector
CN104062896A (en) * 2014-06-24 2014-09-24 北京航天自动控制研究所 Synchronization signal periodic control redundancy realization method

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6023664A (en) * 1996-10-16 2000-02-08 Automotive Systems Laboratory, Inc. Vehicle crash sensing system
CN1275000A (en) * 1999-05-24 2000-11-29 松下电器产业株式会社 Equipment and method for redundant switching control
CN1831683A (en) * 2005-03-10 2006-09-13 西门子公司 Diagnosis of parallel-connected redundant signal output channels
CN101517419A (en) * 2006-10-02 2009-08-26 赛博光学半导体公司 Level sensor with redundant accelerometers
JP2008262426A (en) * 2007-04-12 2008-10-30 Fuji Electric Fa Components & Systems Co Ltd Duplex controller system and controller
CN201130309Y (en) * 2007-09-18 2008-10-08 重庆川仪总厂有限公司 Redundancy switch control circuit
CN103140814A (en) * 2010-10-11 2013-06-05 通用电气公司 Systems, methods, and apparatus for detecting shifts in redundant sensor signals
CN202141905U (en) * 2011-06-28 2012-02-08 北京荣信慧科科技有限公司 Control system redundancy switching device based on high speed serial communication
CN203299570U (en) * 2013-06-07 2013-11-20 河北汉光重工有限责任公司 Multiplex multi-channel multi-redundancy collector
CN104062896A (en) * 2014-06-24 2014-09-24 北京航天自动控制研究所 Synchronization signal periodic control redundancy realization method

Also Published As

Publication number Publication date
CN104808482A (en) 2015-07-29

Similar Documents

Publication Publication Date Title
US8145840B2 (en) Method and system for storing excess data in a redundant array of independent disk level 6
TWI513953B (en) System and method for measuring gap width and gap height of point-cloud
CN107664498A (en) A kind of posture fusion calculation method and system
CN103995774B (en) Method and device for detecting software installation package
CN105183388B (en) A kind of acquisition methods, device and the system of hard disc physical sequence number
CN110263732A (en) Multiscale target detection method and device
CN105043699A (en) Vibration and impact test method of server chassis internal and external parameters and vibration and impact test device of server chassis internal and external parameters
CN109375040A (en) A kind of state monitoring method, equipment and the system of H bridge capacitor group
CN108955951A (en) A kind of temperature sensor fault judgment method and device
CN107192940A (en) A kind of device for detecting circuit board working condition
CN107133856A (en) The control method and device of risk order
CN108646089A (en) Electricity consumption computational methods, device and electronic equipment
CN109933557A (en) A kind of generation method and device of I2C topological diagram
CN108665251A (en) A kind of processing method and processing device that channel of disbursement restores
CN105389038A (en) Method of scanning touch panel and touch integrated circuit for performing same
CN104808482B (en) The method and system that a kind of fault redundance is processed
EP2584486A2 (en) Meter access management system
WO2007007410A1 (en) Message analyzing device, message analyzing method and message analyzing program
CN109460994A (en) A kind of transaction journal data detection method, device, equipment and readable storage medium storing program for executing
CN104102758A (en) System and method for checking signal line length
JP5333482B2 (en) Power consumption control device, power consumption control method, and power consumption control program
CN107463444A (en) A kind of false alarm rate distribution method
CN104794030A (en) SAS cable testing system and method
CN107861829A (en) A kind of method, system, device and the storage medium of disk failure detection
CN104866415B (en) L2 cache verification method and device based on VMM

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant