CN104599183A - Communication device for program trading - Google Patents
Communication device for program trading Download PDFInfo
- Publication number
- CN104599183A CN104599183A CN201410718511.7A CN201410718511A CN104599183A CN 104599183 A CN104599183 A CN 104599183A CN 201410718511 A CN201410718511 A CN 201410718511A CN 104599183 A CN104599183 A CN 104599183A
- Authority
- CN
- China
- Prior art keywords
- microprocessor
- communicator
- chip
- physical chip
- transaction according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention relates to a communication device for program trading. The communication device comprises a power supply, a master microprocessor, a slave microprocessor and a remote management microprocessor, the master microprocessor, the slave microprocessor and the remote management microprocessor are mutually connected, the master microprocessor is connected with a level shifter, a first physical layer chip, a storage, an external interface and a display module, the slave microprocessor and the remote management microprocessor are connected with a second physical layer chip and a third physical layer chip respectively, a plurality of serial ports are formed in the level shifter, and network interfaces are formed in the first physical layer chip, the second physical layer chip and the third physical layer chip. By the aid of technical construction based on an embedded system, the integration degree of the device is improved. Compared with a traditional program trading communication device based on a PC (personal computer), as a hardware structure is simple, the influence of factors such as virus attack is avoided, quotation information acquisition and trading instruction transmission are rapider, system reliability is higher, stability is fine, and more return on investment can be brought for an investment mechanism or investor.
Description
Technical field
The invention belongs to electronic transaction technical field, be specifically related to a kind of communicator for sequencing transaction.
Background technology
The sequencing transaction communications device be generally used in the financial investment such as stock, futures, foreign exchange transaction is all that Based PC and Windows or (SuSE) Linux OS build, and such system obtains quotation information by network interface and sends the delay that trading instruction generally has hundreds of millisecond.And because operating system too bulky complex, the problem that the system reliability that the problem such as virus attack, system vulnerability that also has is brought reduces, brings risk to investment institution or investor.
Summary of the invention
The object of the invention is to overcome the shortcoming existed in above-mentioned prior art, a kind of communicator for sequencing transaction is provided, there is unfailing performance high, after obtaining quotation information, faster speed can send the advantage of trading instruction.
For achieving the above object, the present invention by the following technical solutions: comprise the power supply of powering for device and interconnective master microprocessor, from microprocessor and telemanagement microprocessor;
Described master microprocessor is connected with level translator, the first physical chip, storer, Peripheral Interface and display module;
Described is connected to the second physical chip and the 3rd physical chip from microprocessor and telemanagement microprocessor;
Described level translator is provided with some serial ports;
The first described physical chip, the second physical chip and the 3rd physical chip are provided with network interface.
The serial ports that described level translator is arranged is two, is respectively: respond the second serial of local management instruction for the first serial of local transmission transaction results real-time information with for local management and reception.
Described storer comprises: static RAM and flash memory.
Described flash memory stores identical datas by two and the chip making CRC check forms.
Described Peripheral Interface is USB flash disk interface.
Described power supply is two mutually redundant first power supplys and second source.
Described master microprocessor, to be connected between microprocessor and telemanagement microprocessor through High Speed Serial circuit.
Described display module is connected by CAN or serial ports with warp between master microprocessor.
Described master microprocessor, be STM32F407 chip from the chip model of microprocessor and telemanagement microprocessor.
The first described physical chip, the second physical chip and the 3rd physical chip model are DP83848 chip.
The present invention has following beneficial effect: prior art of comparing, and the present invention includes power supply and interconnective master microprocessor, from microprocessor and telemanagement microprocessor; Master microprocessor is connected with level translator, the first physical chip, storer, Peripheral Interface and display module; Be connected to the second physical chip and the 3rd physical chip from microprocessor and telemanagement microprocessor, level translator be provided with some serial ports; First physical chip, the second physical chip and the 3rd physical chip are provided with network interface.By building based on embedded system technology, improve the integration degree of device, sequencing transaction communications equipment with traditional Based PC compares, because hardware configuration is simple, avoided the impact of the factor such as virus attack, obtained quotation information and to send the speed of trading instruction faster, system reliability is higher, good stability, can bring more gain on investmentss for investment institution or investor.
Further, because Peripheral Interface is USB flash disk interface, thus trading strategies file can be read from USB flash disk and trading strategies is stored, can realize revising trading strategies at any time, meet the needs of practical application.
Further, because power supply is two mutually redundant first power supplys and second source, as long as thus can realize having in two-way power supply a road normal, whole device just can normally work.Master microprocessor detects the electric power thus supplied of two-way power supply simultaneously, when generation one tunnel power abnormal alarm prompting.Wherein a road power supply power-fail or power supply itself can be prevented to go wrong the system failure caused, further improve system reliability.
Further, due to master microprocessor, be connected through High Speed Serial circuit between microprocessor and telemanagement microprocessor, thus improve transfer rate, and then improve the efficiency of device, saved the time.
Accompanying drawing explanation
Fig. 1 is this apparatus structure schematic diagram.
Embodiment
Below in conjunction with accompanying drawing, the present invention is described in further detail.
See Fig. 1, the present invention includes the power supply of powering for device and interconnective master microprocessor, from microprocessor and telemanagement microprocessor; Master microprocessor is connected with level translator, the first physical chip, storer, Peripheral Interface and display module; The second physical chip and the 3rd physical chip is connected to from microprocessor and telemanagement microprocessor; Level translator is provided with some serial ports; First physical chip, the second physical chip and the 3rd physical chip are provided with network interface.The serial ports that level translator is arranged is two, is respectively: respond the second serial of local management instruction for the first serial of local transmission transaction results real-time information with for local management and reception.Storer comprises: static RAM and flash memory.Flash memory stores identical datas by two and the chip making CRC check forms.Peripheral Interface is USB flash disk interface.Power supply is two mutually redundant first power supplys and second source.Master microprocessor, to be connected between microprocessor and telemanagement microprocessor through High Speed Serial circuit.Through being connected by CAN or serial ports between display module with master microprocessor.Master microprocessor, be STM32F407 chip from the chip model of microprocessor and telemanagement microprocessor.First physical chip, the second physical chip and the 3rd physical chip model are DP83848 chip.
Master microprocessor obtains quotation information from from microprocessor, according to trading strategies, sends trading instruction from network interface.Obtain quotation information from microprocessor by the second physical chip and network interface, be transferred to master microprocessor by High Speed Serial.Telemanagement microprocessor is remote management processor's, to be received and response telemanagement by the 3rd physical chip and network interface transmission transaction results real-time information, and by High Speed Serial and master microprocessor, to be connected from microprocessor and to transmit telemanagement instruction.First serial is connected with master microprocessor by level translator, for the real-time information of local transmission transaction results.Second serial is connected with master microprocessor by level translator, for local management, receives and responds local management instruction.USB flash disk interface is connected with master microprocessor, for reading trading strategies file, and store transaction chance file and transaction results file.Storer is made up of static RAM and flash memory, is connected with master microprocessor, for storing ephemeral data and result data.Flash memory, is made up of two chips, and two chip-stored identical datas also make CRC check, can prevent the loss of data that in storing process, abnormal power-down causes.Display module is connected with master microprocessor, for showing important Transaction Information by CAN or serial ports.Two power supplys backup each other, and for powering to whole device, as long as can realize having a road normal in two-way power supply, whole device just can normally work.Master microprocessor detects the electric power thus supplied of two-way power supply simultaneously, when generation one tunnel power abnormal alarm prompting.
Wherein microprocessor can adopt STM32F407 chip.In three microprocessors, master microprocessor, from microprocessor as obtaining market and sending the processor of trading instruction, two Network Capture market Data Concurrents that can realize separating physically trading instruction.Telemanagement microprocessor can realize at this communicator of remote side administration, saves the various troubles that managerial personnel remove machine room.Master microprocessor, all to connect, for exchanging data with the High Speed Serial of speed higher than 1Mbps between microprocessor and telemanagement microprocessor.General assignment is decomposed at master microprocessor, jointly completed from microprocessor and telemanagement microprocessor, is the complexity in order to reduce each processor software, thus improves the reliability of whole system.
In this communicator, network interface can adopt ether interface or optical fiber interface, and when adopting ether interface, physical chip can adopt DP83848 chip.Level translator can adopt MAX3232 and peripheral cell composition.Storer is made up of static RAM SRAM and flash memory FLASH, for storing ephemeral data and preserving the data such as transaction results.Display module is for showing important Transaction Information.
In this communicator, USB flash disk interface is used for reading trading strategies file from USB flash disk and being stored in FLASH by trading strategies, can realize revising trading strategies at any time, meet the needs of practical application.The chance found in process of exchange also can be saved as Transaction apparatus meeting file by USB flash disk interface in USB flash disk, and transaction results saves as transaction results file, for coiling rear data analysis.
In this communicator, two power supplys are adopted to supply power with double circuit.As long as can realize having a road normal in two-way power supply, whole device just can normally work.Master microprocessor detects the electric power thus supplied of two-way power supply simultaneously, when generation one tunnel power abnormal alarm prompting.Wherein a road power supply power-fail or power supply itself can be prevented to go wrong the system failure caused, improve system reliability.
Claims (10)
1. for a communicator for sequencing transaction, it is characterized in that: comprise the power supply of powering for device and interconnective master microprocessor, from microprocessor and telemanagement microprocessor;
Described master microprocessor is connected with level translator, the first physical chip, storer, Peripheral Interface and display module;
Described is connected to the second physical chip and the 3rd physical chip from microprocessor and telemanagement microprocessor;
Described level translator is provided with some serial ports;
The first described physical chip, the second physical chip and the 3rd physical chip are provided with network interface.
2. a kind of communicator for sequencing transaction according to claim 1, it is characterized in that: the serial ports that described level translator is arranged is two, is respectively: respond the second serial of local management instruction for the first serial of local transmission transaction results real-time information with for local management and reception.
3. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: described storer comprises: static RAM and flash memory.
4. a kind of communicator for sequencing transaction according to claim 3, is characterized in that: described flash memory stores identical datas by two and the chip making CRC check forms.
5. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: described Peripheral Interface is USB flash disk interface.
6. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: described power supply is two mutually redundant first power supplys and second source.
7. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: described master microprocessor, to be connected between microprocessor and telemanagement microprocessor through High Speed Serial circuit.
8. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: described display module is connected by CAN or serial ports with warp between master microprocessor.
9. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: described master microprocessor, be STM32F407 chip from the chip model of microprocessor and telemanagement microprocessor.
10. a kind of communicator for sequencing transaction according to claim 1, is characterized in that: the first described physical chip, the second physical chip and the 3rd physical chip model are DP83848 chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410718511.7A CN104599183B (en) | 2014-11-28 | 2014-11-28 | A kind of communication device for sequencing transaction |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410718511.7A CN104599183B (en) | 2014-11-28 | 2014-11-28 | A kind of communication device for sequencing transaction |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104599183A true CN104599183A (en) | 2015-05-06 |
| CN104599183B CN104599183B (en) | 2018-06-26 |
Family
ID=53124935
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410718511.7A Expired - Fee Related CN104599183B (en) | 2014-11-28 | 2014-11-28 | A kind of communication device for sequencing transaction |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104599183B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1467679A (en) * | 2002-07-09 | 2004-01-14 | 鸿富锦精密工业（深圳）有限公司 | Signal collecting equipment and method |
| CN101123553A (en) * | 2007-09-11 | 2008-02-13 | 东南大学 | Mobile wireless local network access device and method based on code division multi-address technology |
| CN101251606A (en) * | 2008-04-09 | 2008-08-27 | 吉林大学 | Interference suppression circuit for industrial frequency harmonic of desired signal in frequency band of weak signal detection apparatus |
| CN201142696Y (en) * | 2007-12-18 | 2008-10-29 | 张家港市万科信息技术有限公司 | Built-in hard disk array controller based on IP mode |
| CN201321899Y (en) * | 2008-12-17 | 2009-10-07 | 中国船舶重工集团公司第七一一研究所 | Main control panel for local control cabinet of marine diesel |
| CN101783081A (en) * | 2009-01-16 | 2010-07-21 | 武汉大学 | Highway rear-end collision prevention early warning system |
| CN103283568A (en) * | 2013-06-08 | 2013-09-11 | 李须真 | Automatic irrigation control system applied to agriculture or gardening |
| CN203251364U (en) * | 2013-04-26 | 2013-10-23 | 深圳市载德光电技术开发有限公司 | High-definition video mixing matrix control system |
-
2014
- 2014-11-28 CN CN201410718511.7A patent/CN104599183B/en not_active Expired - Fee Related
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1467679A (en) * | 2002-07-09 | 2004-01-14 | 鸿富锦精密工业（深圳）有限公司 | Signal collecting equipment and method |
| CN101123553A (en) * | 2007-09-11 | 2008-02-13 | 东南大学 | Mobile wireless local network access device and method based on code division multi-address technology |
| CN201142696Y (en) * | 2007-12-18 | 2008-10-29 | 张家港市万科信息技术有限公司 | Built-in hard disk array controller based on IP mode |
| CN101251606A (en) * | 2008-04-09 | 2008-08-27 | 吉林大学 | Interference suppression circuit for industrial frequency harmonic of desired signal in frequency band of weak signal detection apparatus |
| CN201321899Y (en) * | 2008-12-17 | 2009-10-07 | 中国船舶重工集团公司第七一一研究所 | Main control panel for local control cabinet of marine diesel |
| CN101783081A (en) * | 2009-01-16 | 2010-07-21 | 武汉大学 | Highway rear-end collision prevention early warning system |
| CN203251364U (en) * | 2013-04-26 | 2013-10-23 | 深圳市载德光电技术开发有限公司 | High-definition video mixing matrix control system |
| CN103283568A (en) * | 2013-06-08 | 2013-09-11 | 李须真 | Automatic irrigation control system applied to agriculture or gardening |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104599183B (en) | 2018-06-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103955441B (en) | Equipment management system, equipment management method and IO (Input/Output) expansion interface | |
| CN103473152A (en) | Main management module and standby management module backuping and updating method for blade server | |
| DE102011014588A1 (en) | Multicasting write requests to multi-memory controllers | |
| CN109407990A (en) | A kind of solid state hard disk | |
| CN104375959A (en) | Method for achieving data protection of POWERPC cloud storage platform through NVDIMM | |
| CN105159617B (en) | A kind of pond storage system framework | |
| US20190294565A1 (en) | Mechanism to autonomously manage ssds in an array | |
| CN105210046A (en) | Memory latency management | |
| CN105760241A (en) | Exporting method and system for memory data | |
| CN104111709A (en) | Server systems | |
| CN104408014A (en) | System and method for interconnecting processing units of calculation systems | |
| CN103927233A (en) | Multi-node memory interconnection device and large-scale computer cluster | |
| CN204217080U (en) | A kind of audio-video collection plate based on PPC processor | |
| CN109783413A (en) | Master control borad and control method based on VPX standard | |
| US8891523B2 (en) | Multi-processor apparatus using dedicated buffers for multicast communications | |
| CN109150669A (en) | A kind of use based on Ethernet fells and transports the telecommunication system and processing method of dimension | |
| CN104599183A (en) | Communication device for program trading | |
| CN102354286A (en) | System for realizing reliable online remote upgrading of cloud deck | |
| CN210514969U (en) | High-reliability data acquisition controller based on double CPU (Central processing Unit) architecture | |
| TW201525699A (en) | Transmission of command strings and status strings via memory bus | |
| CN104597814B (en) | A kind of system and method for the control system redundancy of high stability | |
| CN108833242B (en) | Two-out-of-two safety data processing and arbitration method | |
| CN108829631A (en) | A kind of approaches to IM promoting multi-core processor | |
| CN103049218B (en) | Date storage method and controller | |
| CN201887786U (en) | High-performance NRS sharing Cache structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20180626 Termination date: 20211128 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |