CN104506834A - LED (Light Emitting Diode) 3D (Three-Dimensional) display and method - Google Patents

LED (Light Emitting Diode) 3D (Three-Dimensional) display and method Download PDF

Info

Publication number
CN104506834A
CN104506834A CN201410624176.4A CN201410624176A CN104506834A CN 104506834 A CN104506834 A CN 104506834A CN 201410624176 A CN201410624176 A CN 201410624176A CN 104506834 A CN104506834 A CN 104506834A
Authority
CN
China
Prior art keywords
led pixel
pulse signal
display screen
led
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410624176.4A
Other languages
Chinese (zh)
Inventor
饶世梁
张谦
李倩
叶阳艳
简毅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHENZHEN HUATIAN RUICAI TECHNOLOGY DEVELOPMENT Co Ltd
Original Assignee
SHENZHEN HUATIAN RUICAI TECHNOLOGY DEVELOPMENT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHENZHEN HUATIAN RUICAI TECHNOLOGY DEVELOPMENT Co Ltd filed Critical SHENZHEN HUATIAN RUICAI TECHNOLOGY DEVELOPMENT Co Ltd
Priority to CN201410624176.4A priority Critical patent/CN104506834A/en
Publication of CN104506834A publication Critical patent/CN104506834A/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The utility model discloses an LED (Light Emitting Diode) 3D (Three-Dimensional) display and a method. By adopting an LED display screen and a control system thereof, after one or more frames (pictures) of images are displayed, the control system quickly switches an LED lamp on the display screen, wherein the LED lamp refers to a medium capable of showing the image to human eyes on the LED display screen in general, so that the LED lamp sends a synchronous pulse signal (also called light signal) of a pair of glasses; during a process of opening 3D, the synchronous pulse signal is sent after one frame (picture) of image is displayed and the corresponding circulation is made on this, so that the related issues caused by additionally adding an emitter in a snapshot 3D synchronization method can be solved.

Description

LED 3D shows and method
Technical field
The invention belongs to LED 3D Display Technique field, particularly relate to the method for synchronization of display screen and glasses in 3 d mode.
Background technology
In recent years, along with market is to the hot broadcast of 3D image, thus create multiple 3D display mode, have shutter 3D display mode (being commonly called as active 3D), polarization type 3D display mode (being commonly called as passive type 3D), color 3D display mode etc.In shutter 3D display mode, LED display has multiple synchronization mode with between glasses, such as there are infrared synchronous mode, the 2.4G method of synchronization, Bluetooth Synchronous mode etc., these methods of synchronization have a common feature, be exactly that the extra reflector that increases of LED display needs is to follow glasses synchronous thus the effect of generation 3D, so some problems can be caused, the increase of such as cost, the putting of emitter position (if the position of reflector put bad just cannot be synchronous with glasses) etc.
Summary of the invention
The object of the invention is to solve in the method for synchronization of shutter 3D the relevant issues needing additionally to increase reflector and cause.
In order to solve in the method for synchronization of shutter 3D the extra relevant issues increasing reflector and cause, DST Link technology of the present invention utilizes the features such as the luminous far firing range of LED display, brightness are high, fast response time to solve this problem.
DST Link technology of the present invention comprises step and main points below:
LED display shown a frame (width) or multiframe (width) picture after control system can the LED (" LED " model refers to LED display can allow picture showing in the medium of human eye) on high-speed switch display screen make it to launch and the synchronization pulse of glasses (or claiming light signal).
The lock-out pulse launched has two kinds of modes: a kind of synchronization pulse being symmetric mode and launching, another kind is the synchronization pulse that asymmetric manner is launched.
The synchronization pulse that symmetric mode is launched has various modes: after often having shown a frame (width) picture, launch synchronization pulse and circulate with this, also can launch synchronization pulse after often having shown 2 frames (width) picture and circulate with this or launch synchronization pulse after often having shown 3 frames (width) picture and circulate with this, arrives by that analogy to launch synchronization pulse after often having shown n frame (width) picture and with this circulate (n is any numeral).
The synchronization pulse that asymmetric manner is launched has various modes: launch after having shown a frame (width) picture and launch lock-out pulse again after synchronous arteries and veins then shows complete 2 frames (width) picture and circulate with this, also can be launched after having shown a frame (width) picture launch lock-out pulse again after synchronous arteries and veins then shows complete 3 frames (width) picture and circulate with this, or launch after having shown 2 frames (width) picture and launch lock-out pulse again after synchronous arteries and veins then shows complete 3 frames (width) picture and circulate with this, arrive by that analogy to launch after having shown x frame (width) picture and launch lock-out pulse again after synchronous arteries and veins then shows complete y frame (width) picture and with this (x that circulates, y is any numeral).
No matter be that symmetric mode launches lock-out pulse or asymmetrical mode launches lock-out pulse, their necessity point & common ground must show rear transmitting synchronization pulse at certain frame (width) picture and do corresponding circulation with this in the process of opening 3D.
The synchronization pulse having shown rear transmitting at certain frame (width) picture can be the pulse only having a high level, such as: shown rear transmitting 1 lock-out pulse spike at certain frame (width) picture and circulated with this, or at certain frame (width) picture lock-out pulse that rear transmitting 1 high level is n microsecond has been shown and with this circulate (n is for Any Digit).
The lock-out pulse having shown rear transmitting at certain frame (width) picture can be the pulse period, if what launch is the pulse period, the high level width of the clock cycle of so launching, low level width, the number of pulse period can become, such as: shown 3 clock cycles of rear transmitting at certain frame (width) picture, the high level of first clock cycle is 20 microsecond low levels is 30 microseconds, the high level of second clock cycle is 10 microsecond low levels is 30 microseconds, the high level of the 3rd clock cycle is 15 microsecond low levels is 20 microseconds.By that analogy, n the clock cycle of rear transmitting has been shown at certain frame (width) picture, the high level of first clock cycle is a microsecond low level is b microsecond, the high level of second clock cycle is c microsecond low level is d microsecond, and the high level of the n-th clock cycle is x microsecond low level is y microsecond (n, a, b, c, d, x, y are any numeral).
In order to allow the switch of glasses left and right eyeglass with in the display left and right picture correspondence of LED screen, the synchronization pulse inserted between frame (width) and frame (width) can be asymmetric, such as: certain frame (width) picture has shown 3 clock cycles of rear transmitting, the high level of first clock cycle is 20 microsecond low levels is 30 microseconds, the high level of second clock cycle is 20 microsecond low levels is 30 microseconds, the high level of the 3rd clock cycle is 20 microsecond low levels is 30 microseconds, an other frame (width) picture has shown 3 clock cycles of rear transmitting, the high level of first clock cycle is 5 microsecond low levels is 10 microseconds, the high level of second clock cycle is 5 microsecond low levels is 10 microseconds, the high level of the 3rd clock cycle is 5 microsecond low levels is 10 microseconds, and circulate with this.Thus arrive by that analogy, n clock cycle is launched after having shown h frame (width) picture, the high level of first clock cycle is a microsecond low level is b microsecond, the high level of second clock cycle is c microsecond low level is d microsecond, the high level of the n-th clock cycle is e microsecond low level is f microsecond, m clock cycle is launched after having shown u frame (width) picture, the high level of first clock cycle is i microsecond low level is j microsecond, the high level of second clock cycle is k microsecond low level is g microsecond, the high level of m clock cycle is x microsecond low level is y microsecond, and with this (n that circulates, a, b, c, d, e, f, m, i, j, k, g, x, y, h, u is any numeral, and h is not equal to u).
Accompanying drawing explanation
Accompanying drawing is used to provide a further understanding of the present invention, and forms a part for specification, with embodiments of the invention jointly for explaining the present invention, is not construed as limiting the invention.In the accompanying drawings:
Fig. 1 is the lock-out pulse figure launched in a symmetrical in DST Link technology;
Fig. 2 is the lock-out pulse figure launched in a symmetrical in DST Link technology;
Fig. 3 is the lock-out pulse figure launched in a symmetrical in DST Link technology;
Fig. 4 is the lock-out pulse figure launched in a symmetrical in DST Link technology;
Fig. 5 is with the lock-out pulse figure that asymmetric manner is launched in DST Link technology;
Fig. 6 is with the lock-out pulse figure that asymmetric manner is launched in DST Link technology;
Fig. 7 is with the lock-out pulse figure that asymmetric manner is launched in DST Link technology.
Embodiment
Describe embodiments of the present invention in detail below with reference to drawings and Examples, to the present invention, how application technology means solve technical problem whereby, and the implementation procedure reaching technique effect can fully understand and implement according to this.It should be noted that, only otherwise form conflict, each embodiment in the present invention and each feature in each embodiment can be combined with each other, and the technical scheme formed is all within protection scope of the present invention.
Fig. 1 is the lock-out pulse launched in a symmetrical in DST Link technology, radiation pattern launches synchronization pulse after often having shown n frame (width) picture, the lock-out pulse launched is single lock-out pulse spike (n is any numeral, and in Fig. 1, n is 2).
Fig. 2 is the lock-out pulse launched in a symmetrical in DST Link technology, radiation pattern launches synchronization pulse after often having shown n frame (width) picture, be emitted as the lock-out pulse of 1 high level, the high level of lock-out pulse is that (n, x are any numeral to x microsecond, in Fig. 2, n is 2, x is 20 microseconds).
Fig. 3 is the lock-out pulse launched in a symmetrical in DST Link technology, radiation pattern launches synchronization pulse after often having shown m frame (width) picture, the lock-out pulse launched is the pulse period, and be n pulse period, the high level of first clock cycle is a microsecond, low level is b microsecond, the high level of second clock cycle is c microsecond, low level is d microsecond, the high level of the n-th clock cycle is x microsecond, low level is y microsecond, and with this (n that circulates, m, a, b, c, d, x, y is any numeral, in Fig. 3, n is 3, m is 2, a is 20 microseconds, b is 30 microseconds, c is 20 microseconds, d is 30 microseconds, x is 20 microseconds, y is 30 microseconds), note: this figure take rising edge as triggering level.
Fig. 4 is the lock-out pulse launched in a symmetrical in DST Link technology, radiation pattern launches synchronization pulse after having shown certain frame (width) picture, the lock-out pulse launched is the pulse period, concrete radiation pattern is: launch n clock cycle after having shown w frame (width) picture, the high level of first clock cycle is a microsecond low level is b microsecond, the high level of second clock cycle is c microsecond low level is d microsecond, the high level of the n-th clock cycle is e microsecond low level is f microsecond, m clock cycle is launched after having shown u frame (width) picture, the high level of first clock cycle is i microsecond low level is j microsecond, the high level of second clock cycle is k microsecond low level is g microsecond, the high level of m clock cycle is x microsecond low level is y microsecond, and with this (w that circulates, n, a, b, c, d, e, f, m, i, j, k, g, x, y, w, u is any numeral, and in Fig. 4, w is 1, u be 2, n be 3, m is 3, a, c, e is 20 microseconds, b, d, f, be 30 microseconds, i, k, x is 10 microseconds, j, g, y is 15 microseconds), note: this figure take rising edge as triggering level.
Fig. 5 is with the lock-out pulse that asymmetric manner is launched in DST Link technology, radiation pattern is launched lock-out pulse again after synchronous arteries and veins then shows complete y frame (width) picture with this circulate for having been launched after having shown x frame (width) picture, the lock-out pulse launched is that (x, y are any numeral to single lock-out pulse spike, in Fig. 5, x is 1, y is 2).
Fig. 6 is with the lock-out pulse that asymmetric manner is launched in DST Link technology, radiation pattern is launched lock-out pulse again after synchronous arteries and veins then shows complete y frame (width) picture with this circulate for having been launched after having shown x frame (width) picture, the high level pulse of the lock-out pulse launched to be a width be n microsecond, and circulate with this that (x, y, n are any numeral, in Fig. 5, x is 1, y is 2, n is 20 microseconds).
Fig. 7 is with the lock-out pulse that asymmetric manner is launched in DST Link technology, radiation pattern is launched lock-out pulse again after synchronous arteries and veins then shows complete m frame (width) picture for having launched after having shown n frame (width) picture and circulates with this, the lock-out pulse launched is the pulse period, and be u pulse period, the high level of first clock cycle is a microsecond, low level is b microsecond, the high level of second clock cycle is c microsecond, low level is d microsecond, the high level of the n-th clock cycle is x microsecond, low level is y microsecond, and with this (n that circulates, m, a, b, c, d, x, y is any numeral, in Fig. 3, n is 1, m is 2, u is 3, a is 20 microseconds, b is 30 microseconds, c is 20 microseconds, d is 30 microseconds, x is 20 microseconds, y is 30 microseconds), note: this figure take rising edge as triggering level.
The mode of DST Link technology specific implementation is:
The control system of LED screen needs first to allow LED display show the image of a frame.
After LED has shown the image of a frame, according to the requirement defined (concrete can referring to figs. 1 through 6 li describe launch sync waveform, also sync waveform can be launched according to the DST Link technical descriptioon in summary of the invention in more detail), LED fast on display screen for switch, thus the pulse signal (also claiming light signal) producing respective width.
Just can reach with the synchronous object of glasses by the pulse signal of the respective width produced, therefore can accomplish not need additionally to add reflector, incorrect the causing of putting that simultaneously also there is not reflector synchronously cannot wait problem.Further, above-mentioned Fig. 1, to the mode of 6 li of transmitting sync waveforms described, can match with the drive cycle of LED well, thus obtain good display quality (have good intensity profile under such as low-light level, can produce the gray scale of high-order).
Generally speaking, the LED pixel of described specific region comprises the whole pixels in the array of described LED pixel.The LED pixel of described specific region can also be the LED pixel in the array of LED pixel in odd-numbered line or even number line; Or the LED pixel of described specific region is the LED pixel in the array of LED pixel in odd column or even column.Launch the mode of lock-out pulse according to row or row, the type of drive that can show with LED well matches.Especially, the LED pixel of described specific region forms pattern in 2 D code.Due to the rise of planar bar code technology, the mode arranging Quick Response Code can coordinate with mobile terminal well.
The wavelength of lock-out pulse affects synchronous quality equally, generally speaking, one or more pulse signals that described LED pixel is launched are light pulse, and described light pulse be ruddiness, one of green glow, blue light, ultraviolet light, infrared light (allocation plan of traditional infrared synchronous mode can be utilized) or its combination.Especially, described pulse signal is the synchronizing signal between a frame or multiframe picture, and the synchronizing signal after synchronizing signal before a frame or multiframe picture and this frame or multiframe picture is the light of different colours.The asymmetric configuration of this pulse wavelength, what make right and left eyes image synchronously becomes easy.Especially, described LED pixel can also adopt laser diode (LD), makes full use of the good coherence of laser and realizes synchronously.
Although the execution mode disclosed by the present invention is as above, the execution mode that described content just adopts for the ease of understanding the present invention, and be not used to limit the present invention.Technical staff in any the technical field of the invention; under the prerequisite not departing from the spirit and scope disclosed by the present invention; any amendment and change can be done what implement in form and in details; but scope of patent protection of the present invention, the scope that still must define with appending claims is as the criterion.

Claims (10)

1. a LED 3D display screen, comprise array and the control module of LED pixel, wherein: after the array of described LED pixel has shown a frame or multiframe picture, described control module, by the LED pixel of specific region in the array of LED pixel described in switch, makes the LED pixel of described specific region launch one or more pulse signal.
2. display screen as claimed in claim 1, wherein, described pulse signal receive by shutter type 3 D spectacles, for synchronous with between shutter type 3 D spectacles of described LED 3D display screen.
3. display screen as claimed in claim 1, wherein, described pulse signal comprises the pulse signal of symmetric mode transmitting or the pulse signal of asymmetric manner transmitting; Further, when symmetric mode is launched, transmitted pulse signal after having shown n frame picture also circulates with this; When asymmetric manner is launched, show transmitted pulse signal after x frame picture, transmitted pulse signal circulating with this again after then showing complete y frame picture.
4. display screen as claimed in claim 3, wherein, n, x and y are integer, and x is not equal to y; Or x is odd number, y is even number.
5. display screen as claimed in claim 1, described pulse signal is spike; Or described pulse signal comprises first clock cycle, second clock cycle and the 3rd clock cycle, wherein, the high level of first clock cycle is 20 microseconds, and low level is 30 microseconds; The high level of second clock cycle is 10 microseconds, and low level is 30 microseconds; The high level of the 3rd clock cycle is 15 microseconds, and low level is 20 microseconds.
6. display screen as claimed in claim 1, the LED pixel of described specific region is the LED pixel in the array of LED pixel in odd-numbered line or even number line; Or the LED pixel of described specific region is the LED pixel in the array of LED pixel in odd column or even column; Or the LED pixel of described specific region comprises the whole pixels in the array of described LED pixel.
7. display screen as claimed in claim 1, the LED pixel of described specific region forms pattern in 2 D code.
8. display screen as claimed in claim 1, one or more pulse signals that described LED pixel is launched are light pulse, and described light pulse is one of ruddiness, green glow, blue light, ultraviolet light, infrared light or its combination.
9. display screen as claimed in claim 1, described pulse signal is the synchronizing signal between a frame or multiframe picture, and the synchronizing signal after synchronizing signal before a frame or multiframe picture and this frame or multiframe picture is the light of different colours.
10. a 3D display packing, by the array of control module control LED pixel, wherein: after the array of described LED pixel has shown a frame or multiframe picture, described control module, by the LED pixel of specific region in the array of LED pixel described in switch, makes the LED pixel of described specific region launch one or more pulse signal.
CN201410624176.4A 2014-11-07 2014-11-07 LED (Light Emitting Diode) 3D (Three-Dimensional) display and method Pending CN104506834A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410624176.4A CN104506834A (en) 2014-11-07 2014-11-07 LED (Light Emitting Diode) 3D (Three-Dimensional) display and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410624176.4A CN104506834A (en) 2014-11-07 2014-11-07 LED (Light Emitting Diode) 3D (Three-Dimensional) display and method

Publications (1)

Publication Number Publication Date
CN104506834A true CN104506834A (en) 2015-04-08

Family

ID=52948548

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410624176.4A Pending CN104506834A (en) 2014-11-07 2014-11-07 LED (Light Emitting Diode) 3D (Three-Dimensional) display and method

Country Status (1)

Country Link
CN (1) CN104506834A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101909220A (en) * 2010-07-19 2010-12-08 明基电通有限公司 Stereoscopic image display system, display and backlight module control method thereof
CN102263978A (en) * 2011-08-05 2011-11-30 暨南大学 Three-dimensional (3D) projection display system based on light-emitting diode (LED) optical communication
CN103152593A (en) * 2013-01-31 2013-06-12 青岛海信电器股份有限公司 Three-dimensional (3D) synchronizing signal transmission method, 3D synchronizing signal transmission device and 3D television
CN103703409A (en) * 2011-07-01 2014-04-02 英特尔公司 Backlight modulation to provide synchronization between shutter glasses and three dimensional (3D) display

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101909220A (en) * 2010-07-19 2010-12-08 明基电通有限公司 Stereoscopic image display system, display and backlight module control method thereof
CN103703409A (en) * 2011-07-01 2014-04-02 英特尔公司 Backlight modulation to provide synchronization between shutter glasses and three dimensional (3D) display
CN102263978A (en) * 2011-08-05 2011-11-30 暨南大学 Three-dimensional (3D) projection display system based on light-emitting diode (LED) optical communication
CN103152593A (en) * 2013-01-31 2013-06-12 青岛海信电器股份有限公司 Three-dimensional (3D) synchronizing signal transmission method, 3D synchronizing signal transmission device and 3D television

Similar Documents

Publication Publication Date Title
JP5972038B2 (en) 3D image display apparatus and driving method thereof
US7997748B2 (en) Stereoscopic display device
CN105100783B (en) 3D display device and 3D display method
US20100302351A1 (en) Stereoscopic display and stereoscopic display method
CN202168171U (en) Three-dimensional image display system
CN101655609A (en) Full resolution stereoscopic display device
AR051222A1 (en) DEVICE AND PROCEDURE OF SELF-STEREOSCOPIC VISUALIZATION BASED ON THE LENTICULAR PRINCIPLE AND SYNTHESIS PROCEDURE OF ASSOCIATED AUTOESTEREOSCOPIC IMAGES
CN102981351A (en) Projection apparatus and projection control method
JP2011525253A (en) Autostereoscopic display with pixelated lighting device
CN105093543A (en) 3D display apparatus
JP2017078776A (en) Stereoscopic image display device
US20150279256A1 (en) Image display device and drive method therefor
US20120287126A1 (en) Display device and display method
CN103139593A (en) Display apparatus and driving method thereof
RU2015152029A (en) FORMATION OF MULTIDIGITAL IMAGES AND PROJECTION WITH DOUBLE MODULATION / LASER PROJECTION WITH DOUBLE MODULATION
CN103081486A (en) Display device and display method and
CN104506834A (en) LED (Light Emitting Diode) 3D (Three-Dimensional) display and method
TW201326904A (en) Hybrid multiplexed 3D display and displaying method of hybrid multiplexed 3D image
CN103702105B (en) OLED (Organic Light Emitting Diode) display, stereoscopic display system and display method of stereoscopic display system
US20120206579A1 (en) Three-dimentional video processing device for generating backlight control signal to reduce crosstalk, and related three-dimentional video system using backlight control and control circuit
US9869871B2 (en) Parallax barrier and display device
TWI403759B (en) Light-emitting diode stereo display device
CN106993180A (en) Shutter type three-dimensional image display methods and device
CN103595985B (en) The method of 3D display device, 3D display system and display 3D image
CN102740084B (en) Color correction method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20150408