CN104484260B - Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip) - Google Patents

Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip) Download PDF

Info

Publication number
CN104484260B
CN104484260B CN201410752444.0A CN201410752444A CN104484260B CN 104484260 B CN104484260 B CN 104484260B CN 201410752444 A CN201410752444 A CN 201410752444A CN 104484260 B CN104484260 B CN 104484260B
Authority
CN
China
Prior art keywords
module
configuration
message
data
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410752444.0A
Other languages
Chinese (zh)
Other versions
CN104484260A (en
Inventor
田泽
杨峰
王泉
赵彬
张骏
邵刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Xiangteng Microelectronics Technology Co Ltd
Original Assignee
AVIC No 631 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AVIC No 631 Research Institute filed Critical AVIC No 631 Research Institute
Priority to CN201410752444.0A priority Critical patent/CN104484260B/en
Publication of CN104484260A publication Critical patent/CN104484260A/en
Application granted granted Critical
Publication of CN104484260B publication Critical patent/CN104484260B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention belongs to the technical field of computers, and in particular relates to a simulation monitoring circuit based on a GJB289 bus interface SoC (system on a chip). The simulation monitoring circuit based on the GJB289 bus interface SoC comprises a protocol processing module, a control configuration module, a decoder module and a memory control module, wherein the control configuration module is directly connected with the memory control module through an address line and a data wire, and is connected with the control configuration module and the decoder module through different control signals and corresponding data lines. The simulation monitoring circuit is used for solving the problem that a CPU (central processing unit) is used as a host computer in the application of a 1553B miniature system, and the problem that a remote terminal and a bus monitor are simultaneously online, and corresponding treatment is carried out according to the specific requirements of a bus system.

Description

A kind of simulative surveillance circuit based on GJB289 EBI SoC
Technical field
The invention belongs to field of computer technology, is related to a kind of simulative surveillance circuit based on GJB289 EBI SoC.
Background technology
1553B buses are that a kind of transmission is stable, be easy to extend, the data/address bus with diagnosticability.Because it has very High reliability and motility, and show many-sided excellent performance such as transmission range so that this data/address bus is Military affairs, industry and sciemtifec and technical sphere are widely used in, are mended to vehicle-mounted, spaceborne and space from various aircraft machines, LPX Extensively application is suffered to station etc..
And in actual application, 1553B buses always break down, and can not fast and effeciently determine it is certain height The system failure or bus failure, only to system in all subsystems carry out one by one investigation just can determine that failure and keep in repair, This has had a strong impact on work efficiency, so it can be very necessary with the equipment of controlling bus data and lookup failure that research is a kind of.
1553B bus monitoring equipments currently used in the market and Related product are a lot, and it can monitor in real time, note Data in record bus, but with market on watch-dog can not overcome CPU as main frame and remote terminal and watch-dog simultaneously Online problem, it is impossible to which meeting can either serve as remote in bus according to needs in system emulation test in synchronization watch-dog Journey terminal, data that again can be on controlling bus, and can serve as the requirement of subsystem main frame had not only wasted resource but also to opening Originator is made troubles.
The content of the invention
Based on a kind of emulation based on GJB289 EBI SoC that problem present in background technology, the present invention are provided Supervisory circuit, to solve the problems, such as 1553B mini-system applications in CPU serve as main frame and remote terminal and bus monitor is same When on-line annealing, and carry out respective handling according to bus system real needs.
The particular technique solution of the present invention is as follows:
The simulative surveillance circuit of GJB289 EBI SoC should be based on includes protocol process module, control configuration module, solution Code device module, memory control module;Control configuration module is passed through by address wire and data wire direct attached storage module Different control signals and corresponding data wire connect with control configuration module, decoder module.
The protocol process module parses the data from decoder module, and according to parsing content protocol processes are carried out, and obtains Monitoring chained list and storage monitoring message are taken, and bus state is reported to the control configuration module, finally stored the result into and deposit Reservoir control module;
The control configuration module is used to control the startup and stopping of remote terminal, the enable of controlling bus monitoring and taboo Only, configure the remote terminal in bus system, configure CPU internal resources and configuration monitoring message;
The decoder module is used for signal of the parsing in bus, realizes the detection of synchronous head, data, synchronous head, The mistake detection of data, even-odd check provides effective information for protocol process module;
The memory control module, it is long-range for obtaining the control information monitored in bus, data message and conduct The data message of corresponding subaddressing during terminal, and by the number of the control information for monitoring, data message and corresponding subaddressing According in information Store to corresponding memory space.
Remote terminal particular content in above-mentioned control configuration module configuration bus system include remote terminal address configuration, Subaddressing configuration, transmission/receive message arrangement and message-length configuration;The configuration CPU internal resource contents specifically include ground Location space access configuration, the configuration of big small end, memory space configuration and interruption configuration;The configuration monitoring message content is specifically included Monitoring remote terminal address, monitoring transmission message, monitoring receive message, monitor command word.
Above-mentioned protocol process module carries out protocol processes according to parsing content, parse content include message time interval, Source address, source subaddressing, destination address, target subaddressing, data amount check, coding line, status word, the number of transmissions and mistake time Number.
The serial data of above-mentioned decoder module parsing Manchester II type codings that transceiver is received in bus, be Protocol process module provides effective information.
It is an advantage of the current invention that:
The simulative surveillance circuit based on GJB289 EBI SoC that the present invention is provided, for realizing that remote terminal is operated And controlling bus message;By controlling configuration module, protocol process module, solve CPU in 1553B mini-system applications and fill When main frame problem and remote terminal and bus monitor are while on-line annealing.
The simulative surveillance circuit based on GJB289 EBI SoC that the present invention is provided, overcomes the problem that CPU can not match somebody with somebody And remote terminal and bus monitor online simultaneously, and by PPC processors control and the Data Data of bus monitor are realized Analysis, effectively raises the motility of system, the research design important in inhibiting and value to 1553 data highway systems.
Description of the drawings
Fig. 1 is the simulative surveillance circuit structure diagram of the present invention.
Specific embodiment
Below in conjunction with the accompanying drawings and specific embodiment, technical scheme is clearly and completely stated.Obviously, The embodiment stated only is a part of embodiment of the invention, rather than the embodiment of whole, based on the embodiment in the present invention, Those skilled in the art are not making the every other embodiment that creative work premise is obtained, and belong to the guarantor of the present invention Shield scope.
The method for designing of the simulative surveillance circuit that should be based on GJB289 EBI SoC is comprised the following steps:
1】Protocol process module is designed;
Specially:Protocol process module is from PPC processors as subsystem main frame.During as remote terminal, at agreement Reason module receives decoder effective information, and the really effective information that aligns is processed accordingly, for wrong information is carried out Fault processing;Memory control module requires storage and the read operation for carrying out data according to protocol processes;According to protocol processes Result, control configuration module responsive state word and carries out data transmission;Interrupt generation logic to be held according to system setting and order The generation that capable situation control is interrupted, realizes the communication with processor.
During as monitoring message, protocol process module has two ways to carry out message monitoring, and one kind is institute on controlling bus Some message, as long as protocol processor is received receives decoder messages, the information is just put into memorizer by protocol process module Control module additional space;Another kind is the terminal message that monitoring is specified, and record controls the preassigned null terminator Null of configuration module The data of address and prespecified data
2】Control configuration module design;
Specially:In control configuration module, register definitions are divided into three kinds, CPU control class depositors, for CPU Resource space accesses configuration, the configuration of big small end, memory space configuration, the control that remote terminal starts, stops;Monitoring bus make Control, can be forbidden;Remote terminal depositor, for remote terminal address configuration, subaddressing configuration, send/receive message arrangement, Message-length is configured;Monitoring message depositor, for configuring content monitoring remote terminal address, monitoring transmission message, prison are included Control receives message, monitor command word;
3】Decoder module is designed;
Specially:There is the word of three types in 1553B buses:Command word, data word and status word, every kind of word length is 20 Position, including 3 bit synchronization heads, 16 effective informations, 1 bit parity check positions.These information pass to coding by transceiver Device, encoder according to pulse width during level saltus step, saltus step situation and same level acquisition counter, using sequence circuit Control subsequent work state simultaneously exports current decoding result and related detection information, until completing the decoding of whole information word Journey.
4】Memory control module is designed;
Specially:Memory control module carries out data storage by EDMA modes, including EDMA application and response, The generation of address and counting, the storage of data and reading and EDMA response timeout treatments;Line storage puppet twoport of going forward side by side is operated Function.
According to above-mentioned mentality of designing, the present invention provides a kind of simulative surveillance circuit based on GJB289 EBI SoC, bag Include protocol process module, control configuration module, decoder module, memory control module, protocol handler module is used as center Processing module, by address wire and data wire direct attached storage module, by different control signal and corresponding number According to line and control configuration module, decoder module connection.
The concrete function of modules is described in detail below:
Protocol process module:The data from decoder module are parsed, protocol processes are carried out according to parsing content, and obtained Monitoring chained list and storage monitoring message, and bus state is reported to the control configuration module, finally store the result into described Memory control module;
Protocol process module carries out protocol processes according to parsing content, parse content can include message time interval, Source address, source subaddressing, destination address, target subaddressing, data amount check, coding line, status word, the number of transmissions, errors number Deng.
Control configuration module:For controlling the startup and stopping of remote terminal;What controlling bus were monitored enables and disables;Match somebody with somebody Put remote terminal in bus system;Configuration CPU internal resources;Configuration monitoring message;
Control configuration module is used to configure remote terminal in bus system, configuration CPU internal resources, the bus of configuration monitoring Message, remote terminal configures content includes that remote terminal address configuration, subaddressing configuration, transmission/reception message arrangement, message are long Degree configuration;CPU internal resources configuration content include address space access configuration, the configuration of big small end, memory space configuration, in Disconnected configuration;The monitoring message configuration content includes that monitoring remote terminal address, monitoring transmission message, monitoring receive message, prison Control command word;
Decoder module:Signal of the parsing in bus, for realizing the detection of synchronous head, data;Synchronous head, data Mistake detection;Even-odd check, for protocol process module effective information is provided;
The serial data of decoder module parsing Manchester II type codings that transceiver is received in bus, is agreement Processing module provides effective information.
Memory control module:For obtaining the control information monitored in bus, data message and as remote terminal When corresponding subaddressing data message, and the data of the control information for monitoring, data message and corresponding subaddressing are believed Breath storage is in corresponding memory space.
Finally it should be noted that above example is only to illustrate technical scheme, rather than a limitation;Although The present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those within the art that;It still may be used To modify to the technical scheme that foregoing embodiments are recorded, or equivalent is carried out to which part technical characteristic;And These modifications are replaced, and do not make the spirit and model of the essence disengaging various embodiments of the present invention technical scheme of appropriate technical solution Enclose.

Claims (4)

1. a kind of simulative surveillance circuit based on GJB289 EBI SoC, it is characterised in that including protocol process module, control Configuration module processed, decoder module, memory control module, the protocol process module parses the number from decoder module According to, protocol processes are carried out according to parsing content, monitoring chained list and storage monitoring message are obtained, and in the control configuration module Report bus state, finally stores the result into memory control module;The control configuration module is used to control remote terminal Start and stopping, the remote terminal for enabling and disabling, configuring in bus system of controlling bus monitoring, configuration CPU internal resources With configuration monitoring message;The decoder module is used for signal of the parsing in bus, realize synchronous head, the detection of data, The mistake detection of synchronous head, data, even-odd check provides effective information for protocol process module;The memory control module, Data for obtaining the control information monitored in bus, data message and as corresponding subaddressing during remote terminal are believed Breath, and by the data information memory of the control information for monitoring, data message and corresponding subaddressing to corresponding memory space In;The control configuration module by address wire and data wire direct attached storage module, by different control signals with And corresponding data wire and control configuration module, decoder module connection.
2. the simulative surveillance circuit based on GJB289 EBI SoC according to claim 1, it is characterised in that:It is described Remote terminal particular content in control configuration module configuration bus system is configured including remote terminal address, subaddressing is configured, Send/receive message arrangement and message-length configuration;The configuration CPU internal resource contents specifically include address space access and match somebody with somebody Put, big small end is configured, memory space configuration and interruption are configured;The configuration monitoring message content specifically includes monitoring remote terminal Address, monitoring transmission message, monitoring receive message, monitor command word.
3. the simulative surveillance circuit based on GJB289 EBI SoC according to claim 1, it is characterised in that:It is described Protocol process module carries out protocol processes according to parsing content, and parsing content includes time interval, source address, the source son ground of message Location, destination address, target subaddressing, data amount check, coding line, status word, the number of transmissions and errors number.
4. the simulative surveillance circuit based on GJB289 EBI SoC according to claim 1, it is characterised in that:It is described The serial data of decoder module parsing Manchester II type codings that transceiver is received in bus, is protocol process module Effective information is provided.
CN201410752444.0A 2014-12-09 2014-12-09 Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip) Active CN104484260B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410752444.0A CN104484260B (en) 2014-12-09 2014-12-09 Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410752444.0A CN104484260B (en) 2014-12-09 2014-12-09 Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip)

Publications (2)

Publication Number Publication Date
CN104484260A CN104484260A (en) 2015-04-01
CN104484260B true CN104484260B (en) 2017-05-17

Family

ID=52758804

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410752444.0A Active CN104484260B (en) 2014-12-09 2014-12-09 Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip)

Country Status (1)

Country Link
CN (1) CN104484260B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109491950B (en) * 2018-09-26 2020-07-03 北京时代民芯科技有限公司 Simplified system interface 1553B remote terminal circuit
CN110489169B (en) * 2019-08-06 2021-10-19 晶晨半导体(上海)股份有限公司 Quick starting method for memory of system on chip
CN111488723B (en) * 2020-04-01 2023-12-26 北京中电华大电子设计有限责任公司 Script-based automatic simulation verification method for SOC chip storage controller
CN111752194A (en) * 2020-06-17 2020-10-09 江西洪都航空工业集团有限责任公司 Portable GJB289A bus communication equipment based on USB interface

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1963784A (en) * 2006-12-13 2007-05-16 北京航空航天大学 Method and apparatus to realize universal emulation by emulation apparatus based on 1553B bus
CN102647320A (en) * 2012-04-09 2012-08-22 中国电子科技集团公司第五十八研究所 Integrated circuit suitable for high-speed 1553 bus protocol control
CN103873324A (en) * 2014-03-17 2014-06-18 中国航空无线电电子研究所 Universal bus testing system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080070196A1 (en) * 2006-08-23 2008-03-20 United Space Alliance, Llc Docked emulation system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1963784A (en) * 2006-12-13 2007-05-16 北京航空航天大学 Method and apparatus to realize universal emulation by emulation apparatus based on 1553B bus
CN102647320A (en) * 2012-04-09 2012-08-22 中国电子科技集团公司第五十八研究所 Integrated circuit suitable for high-speed 1553 bus protocol control
CN103873324A (en) * 2014-03-17 2014-06-18 中国航空无线电电子研究所 Universal bus testing system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
赵彬.基于SoC技术的1553B总线软件设计.《软件导刊》.2011,第10卷(第3期),46-47页. *
郭蒙等.1553B总线接口SoC验证平台的实现.《航空计算技术》.2008,第38卷(第6期),99-101页. *

Also Published As

Publication number Publication date
CN104484260A (en) 2015-04-01

Similar Documents

Publication Publication Date Title
US20140068134A1 (en) Data transmission apparatus, system, and method
CN102647320B (en) Integrated circuit suitable for high-speed 1553 bus protocol control
CN104484260B (en) Simulation monitoring circuit based on GJB289 bus interface SoC (system on a chip)
US9552279B2 (en) Data bus network interface module and method therefor
CN105138495A (en) ARINC659 bus controller with embedded microcontroller
CN103401955B (en) A kind of vehicle bus device address collocation method and device
CN105068955A (en) Local bus structure and data interaction method
CN106126465A (en) A kind of data transmission method and device
CN206224449U (en) A kind of fault injection system
CN116578521A (en) Single-bus communication method, device, system and equipment
CN104780123A (en) Network packet receiving and sending processing device and design method thereof
CN104572515B (en) Tracking module, method, system and on-chip system chip
CN114880266B (en) Fault processing method and device, computer equipment and storage medium
CN110659242A (en) MIL-STD-1553B bus protocol controller
CN108733871B (en) Pure software simulation bus communication method
CN105262659A (en) HDLC protocol controller based on FPGA chip
CN112395147B (en) Debugging device on SOC
CN102479143A (en) Blade service system
CN115422099A (en) Communication information sending method and device, electronic equipment and storage medium
CN210380890U (en) Communication system and SIS system of Modbus equipment
CN103440218A (en) CAN (Control Area Network) bus monitoring method based on USB-HID (Universal Serial Bus-Human Input Device) protocol
CN205092880U (en) HDLC protocol controller based on FPGA chip
CN111371799B (en) Method, device and equipment for controlling data receiving and transmitting of MCTP (Multi-channel media Port) controller
WO2014027223A1 (en) Data bus network interface module and method therefor
CN112165423A (en) Serial communication method, electronic equipment and storage medium

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20221129

Address after: Room S303, Innovation Building, No. 25, Gaoxin 1st Road, Xi'an, Shaanxi 710075

Patentee after: XI'AN XIANGTENG MICROELECTRONICS TECHNOLOGY Co.,Ltd.

Address before: No.15, Jinye 2nd Road, Xi'an, Shaanxi 710119

Patentee before: 631ST Research Institute OF AVIC

TR01 Transfer of patent right