CN104484225A - Operation state management method of comprehensive task processor - Google Patents
Operation state management method of comprehensive task processor Download PDFInfo
- Publication number
- CN104484225A CN104484225A CN201410741905.4A CN201410741905A CN104484225A CN 104484225 A CN104484225 A CN 104484225A CN 201410741905 A CN201410741905 A CN 201410741905A CN 104484225 A CN104484225 A CN 104484225A
- Authority
- CN
- China
- Prior art keywords
- stage
- task processor
- comprehensive task
- state management
- entering
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Retry When Errors Occur (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Hardware Redundancy (AREA)
Abstract
The invention provides an operation state management method of a comprehensive task processor. The method includes the steps of firstly, entering a safety starting stage after system power on; secondly, entering an application starting stage by starting applications, entering a stable operation stage if a system operates normally after application starting, or else respectively entering a reconstructing stage or an emergency operation stage according to different conditions; thirdly, returning to the application starting stage to restart the applications after reconstructing if the system enters the reconstructing stage, and maintaining lowest function operation if the system enters the emergency operation stage; fourthly, entering the reconstructing stage when the system fails during the stable operation stage or by manual control; fifthly entering a power off stage after receiving a power off command. The operation state management method has the advantages that the operation stages of the comprehensive task processor are divided reasonably and managed, automatic switching of the operation states of the comprehensive task processor is achieved, and system safety and reliability are increased.
Description
Technical field
The invention belongs to comprehensive task processor state administrative skill field, especially a kind of comprehensive task processor operation method of state management.
Background technology
Comprehensive task processor is as the core cell of avionics system, its synthesization degree improves day by day, along with the raising of system synthesis degree, systemic-function, running status are increasingly sophisticated, need to design a kind of running status administrative skill, the running status of comprehensive task processor is reasonably divided, and the running status of comprehensive task processor is managed, realize the automatic switchover of comprehensive task processor operation state, improve the safety and reliability of system.
Summary of the invention
In order to solve technical matters existing in background technology, the present invention proposes a kind of comprehensive task processor operation method of state management, the running status of comprehensive task processor is reasonably divided, and the running status of comprehensive task processor is managed, realize the automatic switchover of comprehensive task processor operation state, improve the safety and reliability of system.
Technical solution of the present invention is: comprehensive task processor operation method of state management, is characterized in that: said method comprising the steps of:
1) the clean boot stage is entered after system electrification;
2) after the clean boot stage completes corresponding function, entering the application start stage by starting application, if system normally after application start, entering stable operation stage otherwise entering reconstruct or emergency stage respectively according to different situations;
3) if enter reconstruction stage, after reconstruct completes, return the application start stage restarts application, if enter degradation working stage, maintains minimal function and runs, until enter shutdown, lower electricity, fault or reconstruction stage;
4) system to break down or namely Non-follow control enters reconstruction stage in stable operation stage, returns steady operational status after completion system reconstruct;
5) receive shutdown command laggard enter shut-down-phase, enter after electricity under system lower electricity the stage, if stable operation stage power fail, directly enter lower electricity the stage.
Above-mentioned steps 1) clean boot stage comprehensive task processor mainly completes power-on self-test, load operation system, network default configuration and network health inspection, module status inspection, setup times reference source, systematic collaboration is synchronous, network configuration, reflection manage, general management system start-up performance.
Above-mentioned steps 2) the application start stage mainly finishes the work data download, load application, startup application function.
Above-mentioned reconstruction stage mainly completes Network reconfiguration, determines task priority, failed resource starts BIT, fault login function;
The aforementioned stable operation phase mainly completes health monitoring operation, normal tasks is run, checkpoint data hold function;
Above-mentioned emergency pattern mainly completes minimal function and runs; IMP failure phase reports IMPFAIL signal to upper strata.
Above-mentioned shut-down-phase mainly completes and stops application preserving journal function.
Advantage of the present invention is:
1) by the classifying rationally to comprehensive task processor operation state, be clean boot, application start, stable operation, reconstruct, emergency pattern, fault, shutdown and power-down state by comprehensive task processor operation state demarcation;
2) comprehensive task processor completes specific function respectively in the different operation phase;
3) achieved the automatic switchover of comprehensive task processor operation state by comprehensive task processor operation state management technology, improve security of system and reliability.
Accompanying drawing explanation
Fig. 1 is comprehensive task processor operation state transition diagram of the present invention;
Embodiment
Comprehensive task processor is as the product platform of avionics task system, its synthesization degree improves day by day, along with the raising of system synthesis degree, systemic-function, running status are increasingly sophisticated, need to design a kind of running status administrative skill, the running status of comprehensive task processor is reasonably divided, and the running status of comprehensive task processor is managed, realize the automatic switchover of comprehensive task processor operation state.
By the classifying rationally to comprehensive task processor operation state, comprehensive task processor from power up run application, to the last descend electricity to be divided into: clean boot, application start, stable operation, reconstruct, emergency pattern, fault, shutdown and power-down state;
Concrete division state as shown in Figure 1.
Comprehensive task processor completes specific function respectively in the different operation phase, as shown in Figure 1, clean boot stage comprehensive task processor mainly completes the functions such as power-on self-test, load operation system, network default configuration and network health inspection, module status inspection, setup times reference source, systematic collaboration are synchronous, the management of network configuration, reflection, general management system startup; Stage in application start stage mainly finishes the work the functions such as data download, load application, startup application; The function such as reconstruction stage mainly completes Network reconfiguration, determines task priority, failed resource starts BIT, fault logs in; Stable operation stage mainly completes the functions such as health monitoring operation, normal tasks operation, checkpoint data preservation; Emergency pattern mainly completes minimal function and runs; IMP failure phase reports IMPFAIL signal to upper strata; Shut-down-phase mainly completes and stops application preserving journal function.By the classifying rationally to comprehensive task processor operation state, comprehensive task processor every step function task is clear, reduces the function complexity of system, improves system reliability.
In order to improve the safety and reliability of comprehensive task processor further, comprehensive task processor state administrative skill achieves the automatic switchover of system running state, improves system survivability.As shown in Figure 1, the clean boot stage is entered after system electrification, the application start stage is entered by starting application after the clean boot stage completes corresponding function, if system normally after application start, enter stable operation stage otherwise enter reconstruct or emergency stage respectively according to different situations, if enter reconstruction stage, after reconstruct completes, return the application start stage restarts application, if enter degradation working stage, maintain minimal function and run, until enter shutdown, lower electricity, fault or reconstruction stage.System to break down or Non-follow control can enter reconstruction stage in stable operation stage, steady operational status is returned after completion system reconstruct, receive shutdown command laggard enter shut-down-phase, enter after electricity under system lower electricity the stage, if stable operation stage power fail, directly enter lower electricity the stage.The classifying rationally achieving system running state by design above with automatically shift, reduce systemic-function complexity, improve system survivability, thus improve the safety and reliability of system.
Claims (7)
1. comprehensive task processor operation method of state management, is characterized in that: said method comprising the steps of:
1) the clean boot stage is entered after system electrification;
2) after the clean boot stage completes corresponding function, entering the application start stage by starting application, if system normally after application start, entering stable operation stage otherwise entering reconstruct or emergency stage respectively according to different situations;
3) if enter reconstruction stage, after reconstruct completes, return the application start stage restarts application, if enter degradation working stage, maintains minimal function and runs, until enter shutdown, lower electricity, fault or reconstruction stage;
4) system to break down or namely Non-follow control enters reconstruction stage in stable operation stage, returns steady operational status after completion system reconstruct;
5) receive shutdown command laggard enter shut-down-phase, enter after electricity under system lower electricity the stage, if stable operation stage power fail, directly enter lower electricity the stage.
2. comprehensive task processor operation method of state management according to claim 1, is characterized in that: described step 1) clean boot stage comprehensive task processor mainly completes power-on self-test, load operation system, network default configuration and network health inspection, module status inspection, setup times reference source, systematic collaboration is synchronous, network configuration, reflection manage, general management system start-up performance.
3. comprehensive task processor operation method of state management according to claim 2, is characterized in that: described step 2) the application start stage mainly finishes the work data download, load application, startup application function.
4. comprehensive task processor operation method of state management according to claim 3, is characterized in that: described reconstruction stage mainly completes Network reconfiguration, determines task priority, failed resource starts BIT, fault login function.
5. comprehensive task processor operation method of state management according to claim 4, is characterized in that: described stable operation stage mainly completes health monitoring operation, normal tasks is run, checkpoint data hold function.
6. comprehensive task processor operation method of state management according to claim 5, is characterized in that: described emergency pattern mainly completes minimal function and runs; IMP failure phase reports IMPFAIL signal to upper strata.
7. comprehensive task processor operation method of state management according to claim 6, is characterized in that: described shut-down-phase mainly completes and stops application preserving journal function.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410741905.4A CN104484225A (en) | 2014-12-05 | 2014-12-05 | Operation state management method of comprehensive task processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410741905.4A CN104484225A (en) | 2014-12-05 | 2014-12-05 | Operation state management method of comprehensive task processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104484225A true CN104484225A (en) | 2015-04-01 |
Family
ID=52758769
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410741905.4A Pending CN104484225A (en) | 2014-12-05 | 2014-12-05 | Operation state management method of comprehensive task processor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104484225A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101441586A (en) * | 2009-01-13 | 2009-05-27 | 首都师范大学 | Seamless reconstruction method of three-module redundant fault tolerant computer based on micro-packet protocol |
| CN103825902A (en) * | 2014-03-04 | 2014-05-28 | 中国民航大学 | Reconstruction decision-making system and decision making method for comprehensive modularized avionics system |
| CN104063236A (en) * | 2013-03-20 | 2014-09-24 | 联想(北京)有限公司 | Application starting method and electronic device |
| CN104133734A (en) * | 2014-07-29 | 2014-11-05 | 中国航空无线电电子研究所 | Distributed integrated modular avionic system hybrid dynamic reconfiguration system and method |
-
2014
- 2014-12-05 CN CN201410741905.4A patent/CN104484225A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101441586A (en) * | 2009-01-13 | 2009-05-27 | 首都师范大学 | Seamless reconstruction method of three-module redundant fault tolerant computer based on micro-packet protocol |
| CN104063236A (en) * | 2013-03-20 | 2014-09-24 | 联想(北京)有限公司 | Application starting method and electronic device |
| CN103825902A (en) * | 2014-03-04 | 2014-05-28 | 中国民航大学 | Reconstruction decision-making system and decision making method for comprehensive modularized avionics system |
| CN104133734A (en) * | 2014-07-29 | 2014-11-05 | 中国航空无线电电子研究所 | Distributed integrated modular avionic system hybrid dynamic reconfiguration system and method |
Non-Patent Citations (1)
| Title |
|---|
| 陈颖,苑仁亮,曾利: "《航空电子模块化综合系统集成技术》", 30 September 2013, 国防工业出版社 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9600370B2 (en) | Server system | |
| CN102394791A (en) | Downtime recovery method and system | |
| CN105491143A (en) | Software running state monitoring system and realization method thereof | |
| CN102609281B (en) | Distributed software patch update method and system | |
| CN105159798A (en) | Dual-machine hot-standby method for virtual machines, dual-machine hot-standby management server and system | |
| CN104133734A (en) | Distributed integrated modular avionic system hybrid dynamic reconfiguration system and method | |
| CN111984274B (en) | Method and device for automatically deploying ETCD cluster by one key | |
| CN108347339B (en) | Service recovery method and device | |
| CN101882097A (en) | Main control board, embedded system and backup method for embedded system | |
| CN111447079B (en) | High-availability extension system and method based on SCA framework | |
| CN104579791A (en) | Method for achieving automatic K-DB main and standby disaster recovery cluster switching | |
| CN101689114A (en) | Dynamic cli mapping for clustered software entities | |
| CN110138611A (en) | Automate O&M method and system | |
| CN102571498A (en) | Fault injection control method and device | |
| CN110874261A (en) | Usability system, usability method, and storage medium storing program | |
| CN105550056A (en) | System reconfiguration based fault self-recovery system and realization method therefor | |
| CN114679380B (en) | Method and related device for creating edge cluster | |
| CN104063262A (en) | Remote disaster recovery system and remote disaster recovery method based on virtual machines | |
| CN103401731B (en) | Manual test and automatic test environment changing method and system | |
| CN101207519A (en) | Version server, operation maintenance unit and method for restoring failure | |
| CN105959145B (en) | A kind of method and system for the concurrent management server being applicable in high availability cluster | |
| CN101155015A (en) | Synchronization method for data and condition between host computer and standby computer | |
| CN105301955A (en) | System-level reconstruction management application software master-slave switching method | |
| CN101686261A (en) | RAC-based redundant server system | |
| CN105718322A (en) | Exception handling method for multi-application module client in same process |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150401 |