CN104335194A - 一种计算机系统、高速外围组件互联端点设备的访问方法、和装置 - Google Patents

一种计算机系统、高速外围组件互联端点设备的访问方法、和装置 Download PDF

Info

Publication number
CN104335194A
CN104335194A CN201380000957.XA CN201380000957A CN104335194A CN 104335194 A CN104335194 A CN 104335194A CN 201380000957 A CN201380000957 A CN 201380000957A CN 104335194 A CN104335194 A CN 104335194A
Authority
CN
China
Prior art keywords
equipment
access
pcie endpoint
pcie
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201380000957.XA
Other languages
English (en)
Other versions
CN104335194B (zh
Inventor
杜阁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN104335194A publication Critical patent/CN104335194A/zh
Application granted granted Critical
Publication of CN104335194B publication Critical patent/CN104335194B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4081—Live connection to bus, e.g. hot-plugging
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0026—PCI express
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/28—DMA
    • G06F2213/2802—DMA using DMA transfer descriptors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Power Sources (AREA)
  • Hardware Redundancy (AREA)

Abstract

本发明实施例提出了一种计算机系统和高速外围组件互联PCIe端点设备访问方法，计算机系统包括：处理器、PCIe总线和访问代理，访问代理分别连接所述处理器和所述PCIe端点设备；处理器用于获取操作指令，操作指令指示所述处理器通过所述访问代理对所述PCIe端点设备进行访问，根据操作指令向访问代理发送访问请求，访问请求指示所述访问代理对所述PCIe端点设备进行访问；访问代理用于在接收所述处理器发送的访问请求后，向所述处理器发送所述访问请求的响应消息。由于处理器不再直接访问待访问的PCIe端点设备，而是通过访问代理来完成访问，该访问代理能够向处理器返回访问请求的响应消息，使得处理器避免MCE复位。

Description

PCT国内申请，说明书已公开。

Claims (1)

  1. PCT国内申请，权利要求书已公开。
CN201380000957.XA 2013-05-02 一种计算机系统、高速外围组件互联端点设备的访问方法、和装置 Active CN104335194B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2013/075088 WO2014176775A1 (zh) 2013-05-02 2013-05-02 一种计算机系统、高速外围组件互联端点设备的访问方法、和装置

Publications (2)

Publication Number Publication Date
CN104335194A true CN104335194A (zh) 2015-02-04
CN104335194B CN104335194B (zh) 2016-11-30

Family

ID=

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106326160A (zh) * 2015-06-26 2017-01-11 华为技术有限公司 处理系统和处理方法
CN107357754A (zh) * 2017-07-19 2017-11-17 郑州云海信息技术有限公司 一种优化的pcie设备热插拔下电方法
CN107436850A (zh) * 2015-09-21 2017-12-05 华为技术有限公司 计算机系统和计算机系统中端点设备访问的方法
CN109684084A (zh) * 2018-12-12 2019-04-26 浪潮(北京)电子信息产业有限公司 一种总线资源的分配方法、系统及相关组件

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1677341A (zh) * 2004-03-30 2005-10-05 英特尔公司 提高存储性能
CN1723429A (zh) * 2002-12-11 2006-01-18 英特尔公司 用于数据总线功率控制的设备及方法
CN1795441A (zh) * 2003-05-27 2006-06-28 英特尔公司 改进多中央处理器系统对存储器存取的性能的方法及设备
CN1881193A (zh) * 2005-07-05 2006-12-20 威盛电子股份有限公司 连续写入的目的端就绪协定

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1723429A (zh) * 2002-12-11 2006-01-18 英特尔公司 用于数据总线功率控制的设备及方法
CN1795441A (zh) * 2003-05-27 2006-06-28 英特尔公司 改进多中央处理器系统对存储器存取的性能的方法及设备
CN1677341A (zh) * 2004-03-30 2005-10-05 英特尔公司 提高存储性能
CN1881193A (zh) * 2005-07-05 2006-12-20 威盛电子股份有限公司 连续写入的目的端就绪协定

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106326160A (zh) * 2015-06-26 2017-01-11 华为技术有限公司 处理系统和处理方法
CN107436850A (zh) * 2015-09-21 2017-12-05 华为技术有限公司 计算机系统和计算机系统中端点设备访问的方法
CN107436850B (zh) * 2015-09-21 2022-04-29 华为技术有限公司 计算机系统和计算机系统中端点设备访问的方法
CN107357754A (zh) * 2017-07-19 2017-11-17 郑州云海信息技术有限公司 一种优化的pcie设备热插拔下电方法
CN109684084A (zh) * 2018-12-12 2019-04-26 浪潮(北京)电子信息产业有限公司 一种总线资源的分配方法、系统及相关组件

Also Published As

Publication number Publication date
EP2811413A1 (en) 2014-12-10
KR20150005854A (ko) 2015-01-15
ES2866156T3 (es) 2021-10-19
US8782317B1 (en) 2014-07-15
US20140331000A1 (en) 2014-11-06
ES2610978T3 (es) 2017-05-04
KR101539878B1 (ko) 2015-07-27
JP2015519665A (ja) 2015-07-09
EP2811413A4 (en) 2014-12-10
EP2811413B1 (en) 2016-10-19
EP3173936B1 (en) 2018-07-18
US9477632B2 (en) 2016-10-25
CA2833940A1 (en) 2014-11-02
AU2013263866A1 (en) 2014-12-04
ZA201308948B (en) 2016-01-27
BR112013033792A2 (pt) 2017-02-07
EP3173936A1 (en) 2017-05-31
EP3385854A1 (en) 2018-10-10
CA2833940C (en) 2018-12-04
US20150234772A1 (en) 2015-08-20
WO2014176775A1 (zh) 2014-11-06
EP3385854B1 (en) 2021-01-27
US10025745B2 (en) 2018-07-17
BR112013033792B1 (pt) 2018-12-04
AU2013263866B2 (en) 2016-02-18
ES2687609T3 (es) 2018-10-26
JP5953573B2 (ja) 2016-07-20

Similar Documents

Publication Publication Date Title
EP3173936B1 (en) Computer system, method for accessing peripheral component interconnect express endpoint device, and apparatus
JP6140303B2 (ja) 仮想マシンのライブマイグレーション方法、仮想マシンのメモリデータ処理方法、サーバ及び仮想マシンシステム
TWI828824B (zh) 具有啟動器模式的固態硬碟
CN112486585B (zh) 恢复fpga芯片中的逻辑的方法、系统和fpga设备
CN103797469B (zh) 一种计算机系统、高速外围组件互联端点设备的访问方法和装置
CN103154920A (zh) 统一i/o适配器
US10289563B2 (en) Efficient reclamation of pre-allocated direct memory access (DMA) memory
KR20190142178A (ko) 판독 명령 실행을 위한 NVMeoF RAID 구현 방법
US8266342B1 (en) Storage system
CN108205506A (zh) 虚拟机热迁移的方法、虚拟机内存数据处理方法、服务器和虚拟机系统
CN103455372A (zh) 一种服务器中内存模块的数据迁移方法及服务器
JP6842480B2 (ja) 分散ストレージシステム
JP7117674B2 (ja) データ転送システム、及びシステムホスト
CN105874764B (zh) 计算机及设备访问方法
CN117971548B (zh) 一种通信链路控制方法、装置及电子设备和存储介质
JP7533939B2 (ja) 演算処理方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant