CN104281559A - 用于执行基于数据的函数模型的模型计算的方法和装置 - Google Patents
用于执行基于数据的函数模型的模型计算的方法和装置 Download PDFInfo
- Publication number
- CN104281559A CN104281559A CN201410321571.5A CN201410321571A CN104281559A CN 104281559 A CN104281559 A CN 104281559A CN 201410321571 A CN201410321571 A CN 201410321571A CN 104281559 A CN104281559 A CN 104281559A
- Authority
- CN
- China
- Prior art keywords
- computing unit
- model
- calculating
- cycle calculations
- model computing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B17/00—Systems involving the use of models or simulators of said systems
- G05B17/02—Systems involving the use of models or simulators of said systems electric
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Mathematical Physics (AREA)
- Algebra (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Databases & Information Systems (AREA)
- Automation & Control Theory (AREA)
- Debugging And Monitoring (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE201310213414 DE102013213414A1 (de) | 2013-07-09 | 2013-07-09 | Verfahren und Vorrichtung zur Durchführung einer Modellberechnungeines datenbasierten Funktionsmodells |
DE102013213414.2 | 2013-07-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104281559A true CN104281559A (zh) | 2015-01-14 |
Family
ID=52107247
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410321571.5A Pending CN104281559A (zh) | 2013-07-09 | 2014-07-08 | 用于执行基于数据的函数模型的模型计算的方法和装置 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN104281559A (de) |
DE (1) | DE102013213414A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109643393A (zh) * | 2016-09-07 | 2019-04-16 | 罗伯特·博世有限公司 | 用于计算具有前馈和反馈的多层感知模型的模型计算单元和控制器 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003100655A1 (en) * | 2002-05-28 | 2003-12-04 | Droplet Technology, Inc. | Systems and methods for pile-processing parallel-processors |
CN102043761A (zh) * | 2011-01-04 | 2011-05-04 | 东南大学 | 一种基于可重构技术的傅立叶变换的实现方法 |
CN102360344A (zh) * | 2011-10-10 | 2012-02-22 | 西安交通大学 | 矩阵处理器及其指令集和嵌入式系统 |
CN102859158A (zh) * | 2010-04-27 | 2013-01-02 | 罗伯特·博世有限公司 | 用于计算控制用的输出参量的控制设备和方法 |
-
2013
- 2013-07-09 DE DE201310213414 patent/DE102013213414A1/de not_active Withdrawn
-
2014
- 2014-07-08 CN CN201410321571.5A patent/CN104281559A/zh active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003100655A1 (en) * | 2002-05-28 | 2003-12-04 | Droplet Technology, Inc. | Systems and methods for pile-processing parallel-processors |
CN102859158A (zh) * | 2010-04-27 | 2013-01-02 | 罗伯特·博世有限公司 | 用于计算控制用的输出参量的控制设备和方法 |
CN102043761A (zh) * | 2011-01-04 | 2011-05-04 | 东南大学 | 一种基于可重构技术的傅立叶变换的实现方法 |
CN102360344A (zh) * | 2011-10-10 | 2012-02-22 | 西安交通大学 | 矩阵处理器及其指令集和嵌入式系统 |
Non-Patent Citations (1)
Title |
---|
阿申登: "《VHDL嵌入式数字系统设计教程》", 30 April 2011 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109643393A (zh) * | 2016-09-07 | 2019-04-16 | 罗伯特·博世有限公司 | 用于计算具有前馈和反馈的多层感知模型的模型计算单元和控制器 |
Also Published As
Publication number | Publication date |
---|---|
DE102013213414A1 (de) | 2015-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102859158B (zh) | 用于计算控制用的输出参量的控制设备和方法 | |
US8731737B2 (en) | Microcontroller having a computing unit and a logic circuit, and method for carrying out computations by a microcontroller for a regulation or a control in a vehicle | |
US11521116B2 (en) | Self-optimizing multi-core integrated circuit | |
CN109992210B (zh) | 数据存储方法、装置及电子设备 | |
CN105205205A (zh) | 基于网表位置信息最优划分的fpga粗粒度并行布线方法 | |
US20200150941A1 (en) | Heterogenous computer system optimization | |
CN112257848B (zh) | 确定逻辑核布局的方法、模型训练方法、电子设备、介质 | |
US10963036B2 (en) | Idle loop detection and control for processors | |
US7971082B2 (en) | Method and system for estimating power consumption of integrated circuit design | |
CN112418416A (zh) | 神经网络计算系统、神经网络计算方法和计算机系统 | |
Genius et al. | Model-driven performance evaluation and formal verification for multi-level embedded system design | |
CN104281559A (zh) | 用于执行基于数据的函数模型的模型计算的方法和装置 | |
US7761280B2 (en) | Data processing apparatus simulation by generating anticipated timing information for bus data transfers | |
JP2021508861A (ja) | ニューラルネットワーク処理方法、コンピュータシステム及び記憶媒体 | |
JP2019125093A (ja) | 電子制御装置 | |
JP2015169997A (ja) | プログラム解析装置及びプログラム解析方法及びプログラム | |
US7346868B2 (en) | Method and system for evaluating design costs of an integrated circuit | |
Tang et al. | FPGA implementation of RANSAC algorithm for real-time image geometry estimation | |
CN102063289B (zh) | 串行程序线程级推测执行能力评估方法和评估器 | |
US7124311B2 (en) | Method for controlling processor in active/standby mode by third decoder based on instructions sent to a first decoder and the third decoder | |
Arndt et al. | FPGA Accelerated NoC-Simulation: A Case Study on the Intel Xeon Phi Ringbus Topology | |
JP3955843B2 (ja) | マイクロプロセッサの並列シミュレーションシステム | |
WO2020192587A1 (zh) | 人工智能计算装置及相关产品 | |
CN104570757A (zh) | 用于运行集成控制组件的方法和装置 | |
KR101918051B1 (ko) | Epoch 기반의 시뮬레이션 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150114 |