CN104124955A - Automatic digitalized level control method - Google Patents
Automatic digitalized level control method Download PDFInfo
- Publication number
- CN104124955A CN104124955A CN201410336728.1A CN201410336728A CN104124955A CN 104124955 A CN104124955 A CN 104124955A CN 201410336728 A CN201410336728 A CN 201410336728A CN 104124955 A CN104124955 A CN 104124955A
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal
- level control
- voltage
- control method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention belongs to the field of signal sources and particularly discloses an automatic digitalized level control method. The automatic digitalized level control method includes the following steps that a signal generated by a signal source output circuit enters a detector and a detection voltage is generated; the detection voltage enters an analog to digital converting (ADC) circuit to be subjected to ADC sampling processing to form a digital signal which is sent to a field programmable gate array (FPGA) circuit, the digital signal is amplified and subjected to logarithm operation in the FPGA circuit to obtain voltage data which form a linear relation with power reference voltage data that are stored in the FPGA circuit, and then the voltage data are directly compared with the power reference voltage data; a compared result is subjected to proportional conversion to enter a digital to analog converting (DAC) circuit to be converted into an analog control voltage; the analog control voltage is fed back to the signal source output circuit by a driver, and power fixed amplitude control over the signal source output circuit can be achieved. According to the automatic digitalized level control method, accurate output control over a general signal source within a certain power range can be achieved by a simple hardware circuit design.
Description
Technical field
The invention belongs to signal source field, be specifically related to a kind of digitlization automatic level control method.
Background technology
At universal signal source domain, the amplitude of General Requirements output signal meets certain accuracy, in order to realize the accurate control to power output, use automatic electric-level control technology, to guarantee the accuracy of power output.Automatic electric-level control technology is a kind of common method of automatic, accurate control signal amplitude, and it directly has influence on the power characteristic of signal source output signal, indexs such as precision and stability.At universal signal source domain, traditional analog automatic electric-level control loop is generally comprised of power monitoring circuit, power comparison circuit and control voltage forming circuit, and loop block diagram as shown in Figure 1.
As shown in Figure 1, power monitoring circuit, comprises coupler, wave detector and logarithmic amplifier, for completing the analog monitoring function to power signal; Power comparison circuit comprises with reference to DAC and comparator, for completing the comparing function to monitoring power and calibration power; Control voltage forming circuit and comprise integrator and driver, for completing the formation of final control voltage.
Wherein, in wave detector, detecting circuit is generally comprised of detector diode, and its output voltage is different with the level of input signal, presents obvious interval characteristic, when small-signal and input voltage be square-law characteristic, during large-signal and input voltage be linear characteristic.As shown in Figure 2.Therefore, logarithmic amplification circuit need to be set conventionally to carry out number conversion detecting circuit, make voltage and power (dBm) after conversion linear, could be by the reference level comparison after this voltage and DAC conversion, and then result is relatively carried out to integration, the voltage producing removes the electric current of amplitude of accommodation controller through driver, realize the object of power controlling of amplitude.In order to realize logarithmic amplification circuit, in whole simulated power interval, normally work, generally also need to increase the compensation that compensating circuit is realized high-power logarithm flex point and low-level detection biasing.
Adopt traditional analog automatic level control method, circuit more complicated, debugging work load is large, the loop stability time is longer, is mainly manifested in:
1) traditional analog automatic level control method is in order to make power-level detector corresponding in proportion with reference level, need to add logarithmic amplification, compensating circuit, in links such as the comparison with reference level and integrations, also use analog circuit, whole system hardware circuit is comparatively complicated, cost is higher, higher to hardware circuit specification requirement;
2) traditional analog automatic level control method is normally worked in whole simulated power interval in order to realize logarithmic amplification circuit, need to increase logarithm flex point and detection bias compensation, linear characteristic when being convenient to two ends between regulatory region and being large-signal and small-signal input, therefore the otherness for every complete machine all needs manually to debug, process is comparatively loaded down with trivial details, affects the operating efficiency of system debug;
3) traditional analog automatic level control method removes the comparative result with reference level the linear modulation voltage of conditioning signal path by analog integration link, according to the difference of integration bandwidth, the response speed of controlling voltage is different, generally in μ s level, has affected the stabilized speed of final power.
Summary of the invention
For the above-mentioned technical problem existing in prior art, the present invention proposes a kind of digitlization automatic level control method, by simple hardware circuit design, can realize the accurate output in certain power bracket to universal signal source and control.
To achieve these goals, the present invention adopts following technical scheme:
A digitlization automatic level control method, comprises digitlization automatic level control circuit, and described digitlization automatic level control circuit comprises wave detector, ADC change-over circuit, FPGA circuit, DAC change-over circuit and driver; Described digitlization automatic level control method, adopts following level to control step:
S1, the signal being produced by signal source output circuit enter wave detector, and produce detecting circuit;
The detecting circuit producing in S2, step S1 enters ADC change-over circuit, carries out ADC sampling processing and becomes digital signal;
The digital signal producing in S3, step S2 enters FPGA circuit, in FPGA circuit, described digital signal is amplified and logarithm operation, obtain with FPGA circuit in the linear voltage value of the power-reference voltage numerical value stored, and this voltage value and power-reference voltage numerical value are directly compared, the result after is relatively through ratio conversion process;
Result in S4, step S3 after ratio conversion process enters DAC change-over circuit, converts analog control voltage to;
The analog control voltage obtaining in S5, step S4 feeds back in signal source output circuit through driver, realizes signal source output circuit is carried out to power controlling of amplitude.
Further, above-mentioned signal source output circuit comprises amplitude controller, signal conditioning circuit, coupler and digitlization automatic level control circuit; Input signal obtains output signal successively after amplitude controller, signal conditioning circuit and coupler;
In described step S1, the output signal being produced by coupler enters wave detector, and produces described detecting circuit;
In described step S5, described analog control voltage arrives amplitude controller through driver, by the electric current of amplitude of accommodation controller, realizes power controlling of amplitude.
Compared with prior art, tool of the present invention has the following advantages:
1) digitlization automatic level control method in the present invention, adopt FPGA circuit and coordinate ADC change-over circuit and DAC change-over circuit, can realize in traditional analog control circuit to number conversion, compensation, reference voltage generation and comparison and integrating function, reduced design cost and the complexity of digitlization automatic level control circuit;
2) digitlization automatic level control method in the present invention, owing to not needing to carry out the logarithm compensation operation in analog control circuit, has therefore reduced manual debugging work load, has improved the operating efficiency of system debug;
3) digitlization automatic level control method in the present invention, producing the link of analog control voltage, owing to not needing integral operation, as long as A/D and D/A clock speed meet the demands, can realize than analog control circuit stabilized speed faster.
Accompanying drawing explanation
Fig. 1 is the structured flowchart of traditional analog automatic level control circuit;
Fig. 2 is diode detection characteristic schematic diagram;
Fig. 3 is the structured flowchart of digitlization automatic level control circuit in the present invention;
Fig. 4 is the FB(flow block) of digitlization automatic level control method in the present invention.
Embodiment
Below in conjunction with accompanying drawing and embodiment, the present invention is described in further detail:
Basic thought of the present invention is: by the specificity analysis to simulated power observation circuit output signal, a kind of digitlization automatic level control method is proposed, except front end detection, ADC change-over circuit and rear end analog control circuit, all the other links are carried out digitized processing by FPGA circuit, can effectively reduce cost and the technical complexity of automatic level control circuit, be beneficial to the operating efficiency that improves system debug.
Concrete, shown in Fig. 3, signal source output circuit, comprises amplitude controller, signal conditioning circuit, coupler and digitlization automatic level control circuit.
Digitlization automatic level control circuit, comprises wave detector, ADC change-over circuit, FPGA circuit, DAC change-over circuit and driver.Input signal obtains output signal successively after amplitude controller, signal conditioning circuit and coupler.
The output of coupler is connected with the input of wave detector, and the output of driver is connected with the input of amplitude controller.
The output signal being produced by coupler enters wave detector and produces detecting circuit, the detecting circuit producing enters ADC change-over circuit and carries out ADC sampling, be processed into digital signal and send to FPGA circuit, in FPGA circuit, this digital signal is amplified and logarithm operation, obtain with FPGA circuit in the linear voltage data of the power-reference voltage data of storing, then this voltage data and power-reference voltage data are directly compared, result relatively enters DAC change-over circuit and converts analog control voltage to after ratio conversion, analog control voltage feeds back on amplitude controller through driver, by the electric current of amplitude of accommodation controller, realize power controlling of amplitude.
In digitlization automatic level control circuit of the present invention, detecting circuit is without simulation logarithmic transformation circuit, but directly by ADC change-over circuit, convert digital signal to, then this digital signal is carried out to logarithm operation, thereby obtain the voltage linear with power-reference voltage, and do not need the analog compensation circuits such as logarithm flex point and detection biasing; In addition, at the comparing element with power-reference voltage, all adopt digital simulation technique, not simulation generative circuit and the hardware comparison circuit of required power reference voltage; In the generation link of analog control voltage, directly adopt simple DAC change-over circuit, do not need integrating circuit.The design of above structure, has simplified design cost and the complexity of automatic level control circuit greatly.
Shown in Fig. 4, a kind of digitlization automatic level control method, adopts above-mentioned digitlization automatic level control circuit.Concrete, digitlization automatic level control method, comprises following level control step:
S1, the signal being produced by signal source output circuit enter wave detector, and produce detecting circuit;
The detecting circuit producing in S2, step S1 enters ADC change-over circuit, carries out ADC sampling processing and becomes digital signal;
The digital signal producing in S3, step S2 enters FPGA circuit, in FPGA circuit, described digital signal is amplified and logarithm operation, obtain with FPGA circuit in the linear voltage data of the power-reference voltage data of storing, and this voltage data and power-reference voltage data are directly compared, the result after is relatively through ratio conversion process;
Result in S4, step S3 after ratio conversion process enters DAC change-over circuit, converts analog control voltage to;
The analog control voltage obtaining in S5, step S4 feeds back in signal source output circuit through driver, and signal source output circuit is carried out to power controlling of amplitude, has realized the accurate output in certain power bracket to universal signal source and has controlled.
In step S1, the output signal being produced by coupler enters wave detector and produces described detecting circuit;
In step S5, analog control voltage arrives amplitude controller through driver, by the electric current of amplitude of accommodation controller, realizes power controlling of amplitude.
Digitlization automatic level control method in the present invention, owing to not needing to carry out the logarithm compensation operation in analog control circuit, has therefore reduced manual debugging work load, has improved the operating efficiency of system debug; In addition, producing the link of analog control voltage, owing to not needing to carry out the integral operation in analog control circuit, as long as A/D and D/A clock speed meet the demands, can realize than analog control circuit stabilized speed faster.
Certainly; more than explanation is only preferred embodiment of the present invention; the present invention is not limited to enumerate above-described embodiment; should be noted that; any those of ordinary skill in the art are under the instruction of this specification; that makes is allly equal to alternative, obvious variant, within all dropping on the essential scope of this specification, ought to be subject to protection of the present invention.
Claims (2)
1. a digitlization automatic level control method, comprises digitlization automatic level control circuit, it is characterized in that, described digitlization automatic level control circuit comprises wave detector, ADC change-over circuit, FPGA circuit, DAC change-over circuit and driver; Described digitlization automatic level control method, adopts following level to control step:
S1, the signal being produced by signal source output circuit enter wave detector, and produce detecting circuit;
The detecting circuit producing in S2, step S1 enters ADC change-over circuit, carries out ADC sampling processing and becomes digital signal;
The digital signal producing in S3, step S2 enters FPGA circuit, in FPGA circuit, described digital signal is amplified and logarithm operation, obtain with FPGA circuit in the linear voltage value of the power-reference voltage numerical value stored, and this voltage value and power-reference voltage numerical value are directly compared, the result after is relatively through ratio conversion process;
Result in S4, step S3 after ratio conversion process enters DAC change-over circuit, converts analog control voltage to;
The analog control voltage obtaining in S5, step S4 feeds back in signal source output circuit through driver, realizes signal source output circuit is carried out to power controlling of amplitude.
2. a kind of digitlization automatic level control method according to claim 1, is characterized in that, described signal source output circuit comprises amplitude controller, signal conditioning circuit, coupler and digitlization automatic level control circuit; Input signal obtains output signal successively after amplitude controller, signal conditioning circuit and coupler;
In described step S1, the output signal being produced by coupler enters wave detector, and produces described detecting circuit;
In described step S5, described analog control voltage arrives amplitude controller through driver, by the electric current of amplitude of accommodation controller, realizes power controlling of amplitude.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410336728.1A CN104124955B (en) | 2014-07-16 | 2014-07-16 | Automatic digitalized level control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410336728.1A CN104124955B (en) | 2014-07-16 | 2014-07-16 | Automatic digitalized level control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104124955A true CN104124955A (en) | 2014-10-29 |
| CN104124955B CN104124955B (en) | 2017-04-12 |
Family
ID=51770236
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410336728.1A Active CN104124955B (en) | 2014-07-16 | 2014-07-16 | Automatic digitalized level control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104124955B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104536339A (en) * | 2014-12-02 | 2015-04-22 | 中国电子科技集团公司第四十一研究所 | High-speed-digital-demodulation-based power control system and method of vector network analyzer |
| CN105404349A (en) * | 2015-11-11 | 2016-03-16 | 中国电子科技集团公司第四十一研究所 | Digital automatic level control circuit having constant temperature detection function and digital automatic level control method |
| CN106842003A (en) * | 2017-01-06 | 2017-06-13 | 郑州云海信息技术有限公司 | Hardware adjustment method and device based on level regulation and control chip |
| CN109462413A (en) * | 2018-12-25 | 2019-03-12 | 成都前锋电子仪器有限责任公司 | For the ALC fixed amplitude circuit in the rf output circuit of radio frequency synthetic source |
| CN110083083A (en) * | 2019-03-12 | 2019-08-02 | 常州大学 | A kind of level auto-adjusting circuit based on analog multiplier and integrator |
| CN111294910A (en) * | 2020-02-06 | 2020-06-16 | 青岛合启立智能科技有限公司 | LoRa power detection method, device and transmitting circuit |
| CN113867238A (en) * | 2021-12-06 | 2021-12-31 | 成都威频科技有限公司 | Agile ALC system with amplitude and pulse modulation functions and control method thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090058519A1 (en) * | 2007-08-31 | 2009-03-05 | Analog Devices, Inc. | Variable Automatic Limit Control (ALC) Threshold for any Desired Compression Curve |
| CN101635696A (en) * | 2009-08-21 | 2010-01-27 | 中国电子科技集团公司第四十一研究所 | VXI bus C-size double-groove width I/Q vector signal generation device |
| CN101969687A (en) * | 2010-10-26 | 2011-02-09 | 三维通信股份有限公司 | Method for implementing digital GSM time slot ALC |
| CN101999909A (en) * | 2010-11-26 | 2011-04-06 | 温州医学院眼视光研究院 | All-digital ophthalmic ultrasonic biomicroscope |
-
2014
- 2014-07-16 CN CN201410336728.1A patent/CN104124955B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090058519A1 (en) * | 2007-08-31 | 2009-03-05 | Analog Devices, Inc. | Variable Automatic Limit Control (ALC) Threshold for any Desired Compression Curve |
| CN101635696A (en) * | 2009-08-21 | 2010-01-27 | 中国电子科技集团公司第四十一研究所 | VXI bus C-size double-groove width I/Q vector signal generation device |
| CN101969687A (en) * | 2010-10-26 | 2011-02-09 | 三维通信股份有限公司 | Method for implementing digital GSM time slot ALC |
| CN101999909A (en) * | 2010-11-26 | 2011-04-06 | 温州医学院眼视光研究院 | All-digital ophthalmic ultrasonic biomicroscope |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104536339A (en) * | 2014-12-02 | 2015-04-22 | 中国电子科技集团公司第四十一研究所 | High-speed-digital-demodulation-based power control system and method of vector network analyzer |
| CN104536339B (en) * | 2014-12-02 | 2017-05-24 | 中国电子科技集团公司第四十一研究所 | High-speed-digital-demodulation-based power control system and method of vector network analyzer |
| CN105404349A (en) * | 2015-11-11 | 2016-03-16 | 中国电子科技集团公司第四十一研究所 | Digital automatic level control circuit having constant temperature detection function and digital automatic level control method |
| CN106842003A (en) * | 2017-01-06 | 2017-06-13 | 郑州云海信息技术有限公司 | Hardware adjustment method and device based on level regulation and control chip |
| CN109462413A (en) * | 2018-12-25 | 2019-03-12 | 成都前锋电子仪器有限责任公司 | For the ALC fixed amplitude circuit in the rf output circuit of radio frequency synthetic source |
| CN110083083A (en) * | 2019-03-12 | 2019-08-02 | 常州大学 | A kind of level auto-adjusting circuit based on analog multiplier and integrator |
| CN111294910A (en) * | 2020-02-06 | 2020-06-16 | 青岛合启立智能科技有限公司 | LoRa power detection method, device and transmitting circuit |
| CN113867238A (en) * | 2021-12-06 | 2021-12-31 | 成都威频科技有限公司 | Agile ALC system with amplitude and pulse modulation functions and control method thereof |
| CN113867238B (en) * | 2021-12-06 | 2022-02-11 | 成都威频科技有限公司 | Agile ALC system with amplitude and pulse modulation functions and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104124955B (en) | 2017-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104124955A (en) | Automatic digitalized level control method | |
| CN111123011B (en) | Electronic load device and parallel operation system thereof | |
| CN107222268B (en) | Power amplifier module intermodulation automatic debugging and testing system and method | |
| US9467041B2 (en) | Digital current equalizing device, analog current equalizing device, current equalizing method and system | |
| CN205232200U (en) | Multrirange signal pickup assembly | |
| US9013340B1 (en) | Protection circuit for analog-to-digital converter, digital power supply, digital signal processing method, processing module, and circuit protection method | |
| CN201382997Y (en) | DC power detecting device | |
| CN110308463B (en) | Wind-finding radar system with data acquisition card and working method thereof | |
| CN103647509A (en) | Circuit for realizing automatic level control of signal and control method | |
| CN105915295A (en) | Signal gain automatic control method suitable for field intensity meter | |
| CN101350643A (en) | Method for compensating RF module performance and improved RF module | |
| CN103116053A (en) | Automatic measuring range system and measuring method used for measuring digital storage oscilloscope | |
| CN106510755A (en) | Method of ultrasonic medical apparatus to detect received signals | |
| CN103163924B (en) | System on chip (SoC) chip and compensation method and compensation device of operational amplifier offset voltage thereof | |
| CN203135890U (en) | Light receiver | |
| CN103424185B (en) | The detection system of automatic error correction and method | |
| CN102829878A (en) | Direct-current bias amplifying circuit based microwave radiometer channel voltage control method | |
| CN204948033U (en) | A kind of power amplifier automatic control equipment based on digital handset | |
| CN105404349A (en) | Digital automatic level control circuit having constant temperature detection function and digital automatic level control method | |
| KR20180084542A (en) | A Communicating Method With Pet | |
| CN103997369A (en) | Monitoring method of variable gain burst receiving optical power monitoring circuit, and variable gain burst receiving optical power monitoring circuit | |
| CN103684606A (en) | System and method for improving dynamic working performance of optical fiber amplifier | |
| CN110702972A (en) | Adaptive sampling method and device for analog signals | |
| CN204119212U (en) | A kind of high speed can set the high-precision A/D sampling of resolution | |
| CN204065209U (en) | A kind of electric current isolation detection circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190226 Address after: 266555 Xiangjiang 98, Huangdao District, Qingdao City, Shandong Province Patentee after: China Electronics Technology Instrument and Meter Co., Ltd. Address before: 266555 No. 98 Xiangjiang Road, Qingdao economic and Technological Development Zone, Shandong Patentee before: The 41st Institute of CETC |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 266555 Xiangjiang 98, Huangdao District, Qingdao City, Shandong Province Patentee after: CLP kesiyi Technology Co.,Ltd. Address before: 266555 Xiangjiang 98, Huangdao District, Qingdao City, Shandong Province Patentee before: CHINA ELECTRONIC TECHNOLOGY INSTRUMENTS Co.,Ltd. |