CN103997460A - Method for terminating QinQ route, exchange chip and exchanger - Google Patents
Method for terminating QinQ route, exchange chip and exchanger Download PDFInfo
- Publication number
- CN103997460A CN103997460A CN201410244288.7A CN201410244288A CN103997460A CN 103997460 A CN103997460 A CN 103997460A CN 201410244288 A CN201410244288 A CN 201410244288A CN 103997460 A CN103997460 A CN 103997460A
- Authority
- CN
- China
- Prior art keywords
- vlan tag
- address
- asic
- data message
- item
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention provides a method for terminating a QinQ route, an exchange chip and an exchanger. The method includes the steps that an ASIC receives a data message to be processed, wherein the data message comprises a target IP address; the ASIC inquires a routing list and determines corresponding information of the next hop, wherein the information of the next hop comprises an output interface, an outer layer VLAN TAG and a Class ID; according to the output interface and the outer layer VLAN TAG, the ASIC determines whether an inner layer VLAN TAG needs to be added to the data message or not; if the inner layer VLAN TAG needs to be added, the VLAN TAG corresponding to the Class ID is added to the data message through the ASIC, so that route processing of the data message is terminated. Through the scheme, the data message output by the route of the ASIC is marked with double TAGs, the route is terminated on the ASIC, and meanwhile due to the high forwarding of the ASIC, the processing efficiency of route termination is improved.
Description
Technical field
The present invention relates to communication technical field, relate in particular to a kind of method, exchange chip and switch of the QinQ of realization route termination.
Background technology
At present, virtual local area network tags (the Virtual Local Area Network TAG defining in IEEE802.1Q, hereinafter to be referred as VLAN TAG) only have 12bits for representing VLAN ID VLAN ID in territory, so an equipment can be supported at most 4094 VLAN.In practical application, especially, in metropolitan area network, need a large amount of VLAN to come user-isolated, and 4094 VLAN can not satisfy the demands far away.For this reason, QinQ technology is arisen at the historic moment, and it is that user private network VLAN TAG is encapsulated in public network VLAN TAG, and the two-layer VLAN TAG of message band is transmitted in the backbone network of operator, in public network, message is only propagated according to outside VLAN TAG, user's private network VLAN TAG conductively-closed.Because the message transmitting in backbone network has two-layer 802.1Q TAG head (a public network TAG, a private network TAG), so be referred to as QinQ (802.1Q in802.1Q) agreement.QinQ termination is mainly the VLAN termination for realizing the message to carrying two-layer and above VLAN TAG.
But, existing QinQ route termination, generally to be realized in the mode of software forward by its processor CPU by router, or realize by network processing unit, on basis data message being forwarded at switch, also need extra equipment to realize the QinQ route termination to data message, not only increased cost, also make the treatment effeciency of QinQ route termination lower.
Summary of the invention
For problems of the prior art, the invention provides a kind of method, exchange chip and switch of the QinQ of realization route termination, in order to realize QinQ route termination on the exchange chip ASIC in core switch.
A kind of method that the invention provides the QinQ of realization route termination, comprising:
Exchange chip ASIC on core switch receives pending data message, and described data message comprises the object IP address corresponding with accessed equipment;
Described ASIC table of query and routing, determine the next hop information corresponding with described object IP address, described next hop information comprises output interface, outer virtual local area network tags VLAN TAG and class indication Class ID, and described Class ID and inner VLAN TAG exist one-to-one relationship;
Described ASIC determines whether to add inner VLAN TAG for described data message according to described output interface and described outside VLAN TAG;
If desired add inner VLAN TAG, described ASIC adds the inner VLAN TAG corresponding with described Class ID in described data message to, the route processing of the described data message that terminates.
The invention provides a kind of exchange chip, comprising:
Receiver module, for receiving pending data message, described data message comprises the object IP address corresponding with accessed equipment;
Enquiry module, for table of query and routing, determine the next hop information corresponding with described object IP address, described next hop information comprises output interface, outer virtual local area network tags VLAN TAG and class indication Class ID, and described Class ID and inner VLAN TAG exist one-to-one relationship;
Determination module, for determining whether to add inner VLAN TAG for described data message according to described output interface and described outside VLAN TAG;
Add module, for if desired adding inner VLAN TAG, the inner VLAN TAG corresponding with described Class ID added in described data message to the route processing of the described data message that terminates.
The invention provides a kind of switch, comprising:
Exchange chip as above.
The method that realizes QinQ route termination provided by the invention, exchange chip and switch, by the output interface on the accessed equipment of access required outside VLAN TAG and core switch is set in the routing table of exchange chip ASIC, and in the Class of routing table id field, arrange and the required inner VLAN TAG Class ID one to one of the accessed equipment of access, thereby determining according to output interface and outside VLAN TAG while needing to add inner VLAN TAG to the data message receiving, add the corresponding inner VLAN TAG of Class ID, make the data message of ASIC route output be stamped double T AG, be outside VLAN TAG and inner VLAN TAG, realized route termination on ASIC in, due to the high speed forward of ASIC, the treatment effeciency of route termination is improved, in addition, encapsulate two-layer TAG output owing to getting final product after hardware is realized three layers of route of data message on core switch, realize QinQ route termination function, without introducing extra equipment, effectively reduce cost.
Brief description of the drawings
Fig. 1 is the network architecture schematic diagram that the embodiment of the present invention adopts;
Fig. 2 is the flow chart that the present invention realizes the embodiment of the method one of QinQ route termination;
Fig. 3 is the flow chart that the present invention realizes the embodiment of the method two of QinQ route termination;
Fig. 4 is the structural representation of exchange chip embodiment mono-of the present invention;
Fig. 5 is the structural representation of exchange chip embodiment bis-of the present invention;
Fig. 6 is the structural representation of switch embodiment mono-of the present invention.
Embodiment
Fig. 1 is the network architecture schematic diagram that the embodiment of the present invention adopts, as shown in Figure 1, in this network architecture, such as belonging to equipment in same virtual LAN VLAN 2 by interface access network corresponding on access switch, and then by the corresponding interface of corresponding convergence switch access core switch.The VLAN quantity that can support in order to further expand network, general as in prior art, capital adopts QinQ technology, in the present embodiment, the each VLAN that is its management by access switch distributes inner VLAN TAG, be mainly to distribute inner VLAN ID, such as the VLAN 2 in Fig. 1 and VLAN 3, and then on the access switch that is its management by convergence switch, corresponding each VLAN distributes outside VLAN TAG, be mainly to distribute outside VLAN ID, such as the VLAN 100-VLAN 103 in Fig. 1.Be understandable that, the inner VLAN TAG distributing on different access switch can be identical, but the outside VLAN TAG distributing on different convergence switches is not identical, thereby as shown in Figure 1, can orient the VLAN at certain equipment place by the output interface of core switch, the outside VLAN TAG of convergence switch distribution and the inner VLAN TAG that access switch distributes.QinQ route termination scheme in following examples is to realize in the exchange chip ASIC of core switch.
Fig. 2 is the flow chart that the present invention realizes the embodiment of the method one of QinQ route termination, and as shown in Figure 2, the method comprises:
Step 101, ASIC receive pending data message, and described data message comprises the object IP address corresponding with accessed equipment;
Step 102, ASIC table of query and routing, determine the next hop information corresponding with described object IP address, described next hop information comprises output interface, outer virtual local area network tags VLAN TAG and class indication Class ID, and described Class ID and inner VLAN TAG exist one-to-one relationship;
Step 103, ASIC determine whether for described data message adds inner VLAN TAG, if desired, to perform step 104 according to described output interface and described outside VLAN TAG, otherwise direct routing forwarding;
Step 104, ASIC add the inner VLAN TAG corresponding with described Class ID in described data message to, the route processing of the described data message that terminates.
Application scenarios in the present embodiment is such as being that equipment in a certain outer net will be accessed certain equipment in the VLAN under certain interior tissue of certain enterprise or certain enterprise, such as the mark of this VLAN, i.e. and VLAN ID=VLAN 2.Now, the exchange chip ASIC of the core switch shown in Fig. 1 in the network architecture receives the data message that outer net equipment sends, and is understandable that and comprises information such as source IP address, object IP address, source MAC, target MAC (Media Access Control) address in this data message.ASIC is receiving after data message, need to complete the routing forwarding process of data message, needs to realize the route termination function of data message.
Particularly, local routing table is inquired about in the object IP address that first ASIC comprises according to data message.Be understandable that, in routing table, generally all can comprise such as information such as destination address, mask, next hop address, in the present embodiment, destination address in routing table is the object IP address of data message, next hop address is in the next hop information described in the present embodiment, mainly to comprise output interface, outside VLAN TAG and Class id information, certainly, can also comprise the information such as source MAC, target MAC (Media Access Control) address.Wherein, to be worth be which interface from core switch is exported to corresponding convergence switch by data message to output interface; Outside VLAN TAG is the VLAN TAG that adopts QinQ technology to distribute in order to make data message pass core backbone, for example, for the mark of the VLAN ID=VLAN 100 in Fig. 1 is inserted in VLAN TAG, to be encapsulated in data message head; In next hop information, also has a Class id field, this Class ID need to do and classify by certain data message as ASIC, in the present embodiment, set up in advance the one-to-one relationship of Class ID and inner VLAN TAG, the process of this foundation will be introduced in the following embodiments in detail.
Owing to will complete the route finalization process of data message on core switch ASIC, ASIC not only will give and treat that the data message of route transmission stamps outside VLAN TAG, also to stamp required inner VLAN TAG, want the data message of route output dual-VLAN TAG.Thereby, the address table that in the present embodiment, ASIC has generated in advance by study obtains internal layer and outside VLAN TAG, and outside VLAN TAG is set directly in the corresponding list item of routing table, and being converted to certain Class ID value according to the one-to-one relationship of itself and Class ID, inner VLAN TAG is arranged in the Class id field of corresponding route table items.Such as inner VLAN, TAG5 is converted to ClassID100, thereby VLAN TAG6 is converted to ClassID101, when ASIC receives after data message, can in routing table, find corresponding route table items according to object IP address in data message, and obtain corresponding next hop information, in the time obtaining next hop information, ASIC has known be the outside VLAN TAG of data message interpolation immediately.
But, due to difference configuration or the different application needs according to different user in practical application, may not need to add inner VLAN TAG to the access of some VLAN, and need to add VLAN TAG to the access of some VLAN, and in the VLAN egress switch table that these configuration informations generally can set in advance at ASIC.In the present embodiment, ASIC obtains after the next hop information of data message, determine whether to add inner VLAN TAG for data message according to the output interface in next hop information and outside VLAN TAG, if determine do not need, directly according to outside VLAN TAG routing forwarding to corresponding VLAN; Otherwise, if needed, ASIC will add in this data message with the inner VLAN TAG that in next hop information, Class ID is corresponding, thereby completes the route finalization process of data message, and follow-up need to be carried out data message two layers of surface speed forwarding to corresponding convergence switch.
Further, described ASIC determines whether for described data message adds inner VLAN TAG, to comprise according to output interface and outside VLAN TAG:
ASIC inquires about the first swap table according to output interface and outside VLAN TAG, determines whether to add inner VLAN TAG for described data message according to the first Query Result;
If determine and do not need to add inner VLAN TAG according to the first Query Result, ASIC inquires about the second swap table according to output interface, determines whether to add inner VLAN TAG for described data message according to the second Query Result.
In the present embodiment, in ASIC, be provided with two VLAN egress switch tables, wherein, the first swap table has the priority higher than the second swap table, while searching, preferentially search the first swap table, if find corresponding list item constipation bundle, no longer search the second swap table, only search in having no result and just search the second swap table at the first swap table.Specifically, first ASIC inquires about the first swap table according to output interface and outside VLAN TAG, if the first Query Result is empty, or be attonity, represent to determine and do not need to add inner VLAN TAG for described data message according to the first swap table, thereby ASIC need to inquire about the second swap table, in the time of inquiry the second swap table, inquire about the second swap table taking output interface as keyword, if the second Query Result the list item corresponding with output interface for adding inner VLAN TAG, determine need to be that described data message adds inner VLAN TAG, otherwise final definite inner VLAN TAG that do not need to add.
In the present embodiment, by the output interface on the accessed equipment of access required outside VLAN TAG and core switch is set in the routing table of exchange chip ASIC, and in the Class of routing table id field, arrange and the required inner VLAN TAG Class ID one to one of the accessed equipment of access, thereby determining according to output interface and outside VLAN TAG while needing to add inner VLAN TAG to the data message receiving, add the corresponding inner VLAN TAG of Class ID, make the data message of ASIC route output be stamped double T AG, be outside VLAN TAG and inner VLAN TAG, realized route termination on ASIC in, due to the high speed forward of ASIC, the treatment effeciency of route termination is improved, in addition, encapsulate two-layer TAG output owing to getting final product after hardware is realized three layers of route of data message on core switch, realize QinQ route termination function, without introducing extra equipment, effectively reduce cost.
Fig. 3 is the flow chart that the present invention realizes the embodiment of the method two of QinQ route termination, as shown in Figure 3, method shown in Fig. 2 is mainly to have introduced the routing procedure of data message from down direction (being the direction that outer net passes through the access of the network architecture shown in Fig. 1 Intranet VLAN), described method in the present embodiment is mainly introduced the generative process of middle routing table embodiment illustrated in fig. 2 from up direction, thereby, in step 102, before table of query and routing, also comprise the steps:
Step 201, described ASIC send software address table to the CPU of core switch, described software address table is that the address table mapping that this locality has been generated obtains, so that described CPU is according to software address table described in the entry updating of temporary address, described temporary address list item is that the ARP message that sends in the time networking according to described accessed equipment of described CPU or DynamicHost arrange the study of protocol DHCP message and generate;
Step 202, described ASIC receive the software address table after the renewal that described CPU sends, and learn software address table after described renewal to generate described routing table;
In the present embodiment, when in the equipment access network in certain VLAN, can pass through access switch, convergence switch sends address resolution protocol (Address Resolution Protocol to the processor CPU in core switch, hereinafter to be referred as ARP) message, optional or comprise that DynamicHost arranges agreement (Dynamic Host Configuration Protocol, hereinafter to be referred as DHCP) message, thereby CPU is learnt these messages and can be obtained convergence switch and distribute to outside VLAN TAG and the inner VLAN TAG of this equipment by parsing, and the MAC Address of this equipment, thereby generate a temporary address list item, in this temporary address list item, mainly comprise the MAC Address of this equipment, described skin and VLAN TAG and inner VLAN TAG, and the information such as input interface on core switch.
Because ASIC can not remove the APR message of analyzing device or the internal layer TAG of DHCP message, therefore its MAC Address and outside VLAN TAG information with only comprising equipment in consistent in prior art address table that generate in advance, in order to realize the route termination function of ASIC, in the present embodiment, in advance the local ASIC address list item (this address list item is the list item of a hardware) generating is mapped as with it to an editable software address list item one to one, in this software address list item, comprise and the on all four outside VLAN TAG of above-mentioned hardware address list item and MAC Address, and this software address list item is sent to CPU.Afterwards, when CPU study generates after the list item of above-mentioned temporary address, according to this software address list item of this temporary address entry updating.Specifically, because this temporary address list item comprises the MAC Address of outside VLAN TAG, inner VLAN TAG and accessed equipment, first CPU determines the address list item corresponding with outside VLAN TAG and MAC Address in software address list item, afterwards inner VLAN TAG is inserted in the address list item corresponding with outside VLAN TAG and MAC Address, to obtain arriving software address table after renewal, and then the software address table after this renewal is sent to ASIC.Thereby make ASIC generate routing table according to the software address table learning after upgrading.What deserves to be explained is, CPU according to this temporary address entry updating in software address table after corresponding list item, this temporary address list item is aging immediately, lost efficacy, accordingly, after software address list item corresponding to hardware address list item having generated when this locality of ASIC is updated, also this corresponding hardware address list item before explanation renewal is aging.
Afterwards, the software address list item after ASIC upgrades by study can generate corresponding route table items, similar in this learning process and prior art, repeats no more.
Further, in the time that the equipment of above-mentioned certain VLAN is moved, such as moving to VLAN 3 from VLAN 2, there is change in its inner VLAN TAG now, but, because this equipment now no longer sends ARP message to CPU, and in address table after the renewal of ASIC also without with change after list item corresponding to inner VLAN TAG, therefore the change that ASIC cannot this equipment inner VLAN of perception TAG, make corresponding route table items cannot be set, also just cannot realize the route termination function of ASIC.In order to address this problem, in the present embodiment, after ASIC upgrades local address list item by the way, also carry out following steps:
Step 203, described ASIC, according to the software address list item after described renewal, generate respectively the first hardware table item and the second hardware table item, and the priority of described the first hardware table item is higher than the priority of described the second hardware table item.
Wherein, described the first hardware table item and described the second hardware table item all comprise matching domain and carry out territory, the matching domain of described the first hardware table item is configured to described inner VLAN TAG, described outside VLAN TAG and described MAC Address, the execution territory of described the first hardware table item is configured to attonity, the matching domain of described the second hardware table item is configured to described outside VLAN TAG and described MAC Address, and the execution territory of described the second hardware table item is configured to message and send CPU.
In the present embodiment, ASIC generates two each and every one hardware table items according to the software address list item after upgrading, the first hardware table item and the second hardware table item, the priority of the first hardware table item is higher than the priority of the second hardware table item, the implication of the implication of this priority and the priority of above-mentioned swap table is similar, all characterize the priority access order of two tables, not repeat specification.By the above-mentioned setting to the first hardware table item and the second hardware table item, in the time that the inner VLAN TAG of equipment does not change, according to outside VLAN TAG, inner VLAN TAG and MAC Address are inquired about the first hardware table item, the execution territory that finds corresponding list item is attonity, ASIC carries out subsequent treatment according to the address list item after above-mentioned renewal so, if there is change in the inner VLAN TAG of equipment, searching the first hardware table item has no result inquiry, now inquire about the second hardware table item according to outside VLAN TAG and MAC Address, find after corresponding list item, according to carrying out territory, data message is sent to CPU, so that resolving study to this data message, CPU generates new temporary address list item, and then new temporary address list item is sent to ASIC, so that ASIC further upgrades corresponding address list item, inner VLAN TAG after acquiring change.
In the present embodiment, the study of ARP message when equipment in VLAN networking by CPU, generate a temporary address list item, make the ASIC can be according to this temporary address entry updating local address list item, and then generate routing table according to the address list item study after upgrading, to realize the route termination function of ASIC.And in the time that the inner VLAN TAG of equipment in certain VLAN changes, ASIC, by two hardware table items are set, to realize the further renewal to local address list item, has further ensured to realize on ASIC the reliability of route termination function.
Fig. 4 is the structural representation of exchange chip embodiment mono-of the present invention, and as shown in Figure 4, this exchange chip comprises:
Receiver module 11, for receiving pending data message, described data message comprises the object IP address corresponding with accessed equipment;
Enquiry module 12, for table of query and routing, determine the next hop information corresponding with described object IP address, described next hop information comprises output interface, outer virtual local area network tags VLAN TAG and class indication Class ID, and described Class ID and inner VLAN TAG exist one-to-one relationship;
Determination module 13, for determining whether to add inner VLAN TAG for described data message according to described output interface and described outside VLAN TAG;
Add module 14, for if desired adding inner VLAN TAG, the inner VLAN TAG corresponding with described Class ID added in described data message to the route processing of the described data message that terminates.
The exchange chip of the present embodiment can be for the technical scheme of embodiment of the method shown in execution graph 2, and it realizes principle and technique effect is similar, repeats no more herein.
Fig. 5 is the structural representation of exchange chip embodiment bis-of the present invention, and as shown in Figure 5, the described exchange chip that the present embodiment provides, on basis embodiment illustrated in fig. 4, also comprises:
Sending module 21, send software address table for the CPU to core switch, described software address table is that the address table mapping that this locality has been generated obtains, so that described CPU is according to software address table described in the entry updating of temporary address, described temporary address list item is that the ARP message that sends in the time networking according to described accessed equipment of described CPU or DynamicHost arrange the study of protocol DHCP message and generate;
Described receiver module 11, also for receiving the software address table after the renewal that described CPU sends, and learns software address table after described renewal to generate described routing table.
Further, described temporary address list item comprises the MAC Address of described outside VLAN TAG, described inner VLAN TAG and described accessed equipment;
Described receiver module 11, also for:
Receive described CPU and in described software address list item, determine after the address list item corresponding with described outside VLAN TAG and described MAC Address, described inner VLAN TAG is inserted into the software address table obtaining upgrading in the address list item corresponding with described outside VLAN TAG and described MAC Address afterwards after the described renewal sending after software address table.
Further, described exchange chip also comprises:
Generation module 22, for according to the software address list item after described renewal, generates respectively the first hardware table item and the second hardware table item, and the priority of described the first hardware table item is higher than the priority of described the second hardware table item;
Described the first hardware table item and described the second hardware table item all comprise matching domain and carry out territory, the matching domain of described the first hardware table item is configured to described inner VLAN TAG, described outside VLAN TAG and described MAC Address, the execution territory of described the first hardware table item is configured to attonity, the matching domain of described the second hardware table item is configured to described outside VLAN TAG and described MAC Address, and the execution territory of described the second hardware table item is configured to message and send CPU.
The exchange chip of the present embodiment can be for the technical scheme of embodiment of the method shown in execution graph 3, and it realizes principle and technique effect is similar, repeats no more herein.
Fig. 6 is the structural representation of switch embodiment mono-of the present invention, and as shown in Figure 6, this switch comprises:
Exchange chip described in above-described embodiment and processor CPU.
In actual applications, described exchange chip is receiving after the pending data message of user's transmission, this data message is learnt with local calculated address table, in address table due to this this locality generation, only contain outside VLAN TAG, and not containing inner VLAN TAG, in order to obtain inner VLAN TAG, and then generate routing table, the address table that this exchange chip generates this this locality is mapped to an editable software address table one to one, and then this software address table is sent to CPU.
The temporary address list item of the MAC Address that comprises described outside VLAN TAG, described inner VLAN TAG and described accessed equipment that the ARP message that CPU sends in the time networking according to accessed equipment corresponding to object IP address in data message in advance or the study of DHCP message generate, and in the time receiving the software address table of exchange chip transmission, according to this software address table of this temporary address entry updating generating in advance, and the software address table after upgrading is fed back to exchange chip.
Thereby exchange chip had not only obtained the required outside VLAN TAG of route data message but also had obtained inner VLAN TAG, and then generate routing table by the software address table of learning after this renewal, carry out the QinQ route finalization process to data message in embodiment as shown in Figure 2.
One of ordinary skill in the art will appreciate that: all or part of step that realizes said method embodiment can complete by the relevant hardware of program command, aforesaid program can be stored in a computer read/write memory medium, this program, in the time carrying out, is carried out the step that comprises said method embodiment; And aforesaid storage medium comprises: various media that can be program code stored such as ROM, RAM, magnetic disc or CDs.
Finally it should be noted that: above each embodiment, only in order to technical scheme of the present invention to be described, is not intended to limit; Although the present invention is had been described in detail with reference to aforementioned each embodiment, those of ordinary skill in the art is to be understood that: its technical scheme that still can record aforementioned each embodiment is modified, or some or all of technical characterictic is wherein equal to replacement; And these amendments or replacement do not make the essence of appropriate technical solution depart from the scope of various embodiments of the present invention technical scheme.
Claims (11)
1. a method that realizes QinQ route termination, is characterized in that, comprising:
Exchange chip ASIC on core switch receives pending data message, and described data message comprises the object IP address corresponding with accessed equipment;
Described ASIC table of query and routing, determine the next hop information corresponding with described object IP address, described next hop information comprises output interface, outer virtual local area network tags VLAN TAG and class indication Class ID, and described Class ID and inner VLAN TAG exist one-to-one relationship;
Described ASIC determines whether to add inner VLAN TAG for described data message according to described output interface and described outside VLAN TAG;
If desired add inner VLAN TAG, described ASIC adds the inner VLAN TAG corresponding with described Class ID in described data message to, the route processing of the described data message that terminates.
2. method according to claim 1, is characterized in that, described ASIC determines whether for described data message adds inner VLAN TAG, to comprise according to described output interface and described outside VLAN TAG:
Described ASIC inquires about the first swap table according to described output interface and described outside VLAN TAG, determines whether to add inner VLAN TAG for described data message according to the first Query Result;
If determine and do not need to add inner VLAN TAG according to the first Query Result, described ASIC inquires about the second swap table according to described output interface, determines whether to add inner VLAN TAG for described data message according to the second Query Result.
3. method according to claim 1 and 2, is characterized in that, described ASIC table of query and routing, before determining the next hop information corresponding with described object IP address, also comprises:
Described ASIC sends software address table to the CPU of core switch, described software address table is that the address table mapping that this locality has been generated obtains, so that described CPU is according to software address table described in the entry updating of temporary address, described temporary address list item is that the ARP message that sends in the time networking according to described accessed equipment of described CPU or DynamicHost arrange the study of protocol DHCP message and generate;
Described ASIC receives the software address table after the renewal that described CPU sends, and learns software address table after described renewal to generate described routing table.
4. method according to claim 3, is characterized in that, described temporary address list item comprises the MAC Address of described outside VLAN TAG, described inner VLAN TAG and described accessed equipment;
Described ASIC receives the software address table after the renewal that described CPU sends, and comprising:
Described ASIC receives described CPU and in described software address list item, determines after the address list item corresponding with described outside VLAN TAG and described MAC Address, described inner VLAN TAG is inserted into the software address table obtaining upgrading in the address list item corresponding with described outside VLAN TAG and described MAC Address afterwards after the described renewal sending after software address table.
5. method according to claim 4, is characterized in that, described ASIC receives the software address table after the renewal that described CPU sends, and learns software address table after described renewal with after generating described routing table, also comprises:
Described ASIC, according to the software address list item after described renewal, generates respectively the first hardware table item and the second hardware table item, and the priority of described the first hardware table item is higher than the priority of described the second hardware table item;
Described the first hardware table item and described the second hardware table item all comprise matching domain and carry out territory, the matching domain of described the first hardware table item is configured to described inner VLAN TAG, described outside VLAN TAG and described MAC Address, the execution territory of described the first hardware table item is configured to attonity, the matching domain of described the second hardware table item is configured to described outside VLAN TAG and described MAC Address, and the execution territory of described the second hardware table item is configured to message and send CPU.
6. an exchange chip, is characterized in that, comprising:
Receiver module, for receiving pending data message, described data message comprises the object IP address corresponding with accessed equipment;
Enquiry module, for table of query and routing, determine the next hop information corresponding with described object IP address, described next hop information comprises output interface, outer virtual local area network tags VLAN TAG and class indication Class ID, and described Class ID and inner VLAN TAG exist one-to-one relationship;
Determination module, for determining whether to add inner VLAN TAG for described data message according to described output interface and described outside VLAN TAG;
Add module, for if desired adding inner VLAN TAG, the inner VLAN TAG corresponding with described Class ID added in described data message to the route processing of the described data message that terminates.
7. chip according to claim 6, is characterized in that, described determination module is used for:
Inquire about the first swap table according to described output interface and described outside VLAN TAG, determine whether to add inner VLAN TAG for described data message according to the first Query Result;
If determine and do not need to add inner VLAN TAG according to the first Query Result, inquire about the second swap table according to described output interface, determine whether to add inner VLAN TAG for described data message according to the second Query Result.
8. according to the chip described in claim 6 or 7, it is characterized in that, also comprise:
Sending module, send software address table for the CPU to core switch, described software address table is that the address table mapping that this locality has been generated obtains, so that described CPU is according to software address table described in the entry updating of temporary address, described temporary address list item is that the ARP message that sends in the time networking according to described accessed equipment of described CPU or DynamicHost arrange the study of protocol DHCP message and generate;
Described receiver module, also for receiving the software address table after the renewal that described CPU sends, and learns software address table after described renewal to generate described routing table.
9. chip according to claim 8, is characterized in that, described temporary address list item comprises the MAC Address of described outside VLAN TAG, described inner VLAN TAG and described accessed equipment;
Described receiver module, also for:
Receive described CPU and in described software address list item, determine after the address list item corresponding with described outside VLAN TAG and described MAC Address, described inner VLAN TAG is inserted into the software address table obtaining upgrading in the address list item corresponding with described outside VLAN TAG and described MAC Address afterwards after the described renewal sending after software address table.
10. chip according to claim 9, is characterized in that, also comprises:
Generation module, for according to the software address list item after described renewal, generates respectively the first hardware table item and the second hardware table item, and the priority of described the first hardware table item is higher than the priority of described the second hardware table item;
Described the first hardware table item and described the second hardware table item all comprise matching domain and carry out territory, the matching domain of described the first hardware table item is configured to described inner VLAN TAG, described outside VLAN TAG and described MAC Address, the execution territory of described the first hardware table item is configured to attonity, the matching domain of described the second hardware table item is configured to described outside VLAN TAG and described MAC Address, and the execution territory of described the second hardware table item is configured to message and send CPU.
11. 1 kinds of switches, is characterized in that:
Comprise the exchange chip described in any one in claim 6 to 10.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410244288.7A CN103997460B (en) | 2014-06-04 | 2014-06-04 | Method for terminating QinQ route, exchange chip and exchanger |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410244288.7A CN103997460B (en) | 2014-06-04 | 2014-06-04 | Method for terminating QinQ route, exchange chip and exchanger |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103997460A true CN103997460A (en) | 2014-08-20 |
| CN103997460B CN103997460B (en) | 2017-05-17 |
Family
ID=51311469
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410244288.7A Active CN103997460B (en) | 2014-06-04 | 2014-06-04 | Method for terminating QinQ route, exchange chip and exchanger |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103997460B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104836738A (en) * | 2015-04-02 | 2015-08-12 | 福建星网锐捷网络有限公司 | Router hardware item resource management method and device, and network equipment |
| CN107968749A (en) * | 2017-11-21 | 2018-04-27 | 锐捷网络股份有限公司 | Realize method, exchange chip and the interchanger of QinQ route terminations |
| CN108259298A (en) * | 2017-05-31 | 2018-07-06 | 新华三技术有限公司 | A kind of message forwarding method and device |
| CN110300068A (en) * | 2019-06-14 | 2019-10-01 | 杭州迪普科技股份有限公司 | ARP method for managing resource, device, electronic equipment |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101227407A (en) * | 2008-01-25 | 2008-07-23 | 华为技术有限公司 | Method and apparatus for sending message based on two layer tunnel protocol |
| US8144706B1 (en) * | 2003-06-11 | 2012-03-27 | Marvell International Ltd. | Method and apparatus for managing packets in a packet switched network |
| CN102647325A (en) * | 2012-03-23 | 2012-08-22 | 杭州华三通信技术有限公司 | Method and device for realizing QinQ (802.1Q in 902.1Q) finalization |
| CN103107934A (en) * | 2013-01-25 | 2013-05-15 | 杭州华三通信技术有限公司 | Message processing control method and device |
| CN103209141A (en) * | 2012-01-17 | 2013-07-17 | 中兴通讯股份有限公司 | Method for processing data messages with switching chip and switching chip |
-
2014
- 2014-06-04 CN CN201410244288.7A patent/CN103997460B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8144706B1 (en) * | 2003-06-11 | 2012-03-27 | Marvell International Ltd. | Method and apparatus for managing packets in a packet switched network |
| CN101227407A (en) * | 2008-01-25 | 2008-07-23 | 华为技术有限公司 | Method and apparatus for sending message based on two layer tunnel protocol |
| CN103209141A (en) * | 2012-01-17 | 2013-07-17 | 中兴通讯股份有限公司 | Method for processing data messages with switching chip and switching chip |
| CN102647325A (en) * | 2012-03-23 | 2012-08-22 | 杭州华三通信技术有限公司 | Method and device for realizing QinQ (802.1Q in 902.1Q) finalization |
| CN103107934A (en) * | 2013-01-25 | 2013-05-15 | 杭州华三通信技术有限公司 | Message processing control method and device |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104836738A (en) * | 2015-04-02 | 2015-08-12 | 福建星网锐捷网络有限公司 | Router hardware item resource management method and device, and network equipment |
| CN104836738B (en) * | 2015-04-02 | 2018-05-22 | 福建星网锐捷网络有限公司 | Routing hardware list item method for managing resource, device and the network equipment |
| CN108259298A (en) * | 2017-05-31 | 2018-07-06 | 新华三技术有限公司 | A kind of message forwarding method and device |
| CN108259298B (en) * | 2017-05-31 | 2020-12-29 | 新华三技术有限公司 | Message forwarding method and device |
| US11283645B2 (en) | 2017-05-31 | 2022-03-22 | New H3C Technologies Co., Ltd. | Forwarding packet |
| CN107968749A (en) * | 2017-11-21 | 2018-04-27 | 锐捷网络股份有限公司 | Realize method, exchange chip and the interchanger of QinQ route terminations |
| CN107968749B (en) * | 2017-11-21 | 2021-04-20 | 锐捷网络股份有限公司 | Method for realizing QinQ route termination, switching chip and switch |
| CN110300068A (en) * | 2019-06-14 | 2019-10-01 | 杭州迪普科技股份有限公司 | ARP method for managing resource, device, electronic equipment |
| CN110300068B (en) * | 2019-06-14 | 2023-04-07 | 杭州迪普科技股份有限公司 | ARP resource management method and device and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103997460B (en) | 2017-05-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11283650B2 (en) | Method for sending virtual extensible local area network packet, computer device, and computer readable medium | |
| CN105763512B (en) | The communication means and device of SDN virtualization network | |
| CN109976173A (en) | Control method, device, equipment and the readable storage medium storing program for executing of smart home device | |
| EP2600573A1 (en) | Method for transmitting addresses correspondence relationship in second-layer protocol using link status routing | |
| CN104038401A (en) | Interoperability for distributed overlay virtual environments | |
| CN105830405B (en) | System and method for covering networking between expansible domain | |
| CN107968749B (en) | Method for realizing QinQ route termination, switching chip and switch | |
| US10382258B2 (en) | Viral system discovery and installation for distributed networks | |
| CN103095546A (en) | Method, device and data center network for processing messages | |
| US10250484B2 (en) | Network service computation system | |
| CN104869063A (en) | Host route processing method in virtual subnet, related devices and communication system | |
| CN107547242B (en) | The acquisition methods and device of VM configuration information | |
| CN111526223B (en) | Management method of edge service server, service data processing method and device | |
| CN103997460A (en) | Method for terminating QinQ route, exchange chip and exchanger | |
| CN108259298B (en) | Message forwarding method and device | |
| US20190109781A1 (en) | Route Establishment and Message Sending | |
| CN103503413A (en) | Method and device for transmitting network information | |
| KR102219270B1 (en) | Method for processing traffic based on sdn | |
| CN104426759A (en) | Host machine router acquiring method, host machine router acquiring device, and host machine router acquiring system | |
| CN104883325B (en) | PVLAN interchangers and its method for being connected to non-PVLANs device | |
| CN111327509B (en) | Information updating method and device | |
| CN109768909B (en) | Message forwarding method and device | |
| CN106489252A (en) | A kind of data transmission method and device | |
| CN105610717B (en) | A kind of route issuing method and device across SDN network | |
| CN108429822A (en) | Communication system, IPv6 address distribution methods, device and distributed network gate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Cangshan District of Fuzhou City, Fujian province 350002 Jinshan Road No. 618 Garden State Industrial Park 19 floor Patentee after: RUIJIE NETWORKS CO., LTD. Address before: Cangshan District of Fuzhou City, Fujian province 350002 Jinshan Road No. 618 Garden State Industrial Park 19 floor Patentee before: Fujian Xingwangruijie Network Co., Ltd. |