CN103984671A - 共享的运算对称的、更新敏感的变量 - Google Patents
共享的运算对称的、更新敏感的变量 Download PDFInfo
- Publication number
- CN103984671A CN103984671A CN201410016223.7A CN201410016223A CN103984671A CN 103984671 A CN103984671 A CN 103984671A CN 201410016223 A CN201410016223 A CN 201410016223A CN 103984671 A CN103984671 A CN 103984671A
- Authority
- CN
- China
- Prior art keywords
- processor
- value
- core
- address
- processor core
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
- Mathematical Physics (AREA)
Abstract
Description
Claims (28)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361752271P | 2013-01-14 | 2013-01-14 | |
US61/752,271 | 2013-01-14 | ||
US14/153,526 US9298627B2 (en) | 2013-01-14 | 2014-01-13 | Shared op-symmetric update-sensitive variables |
US14/153,526 | 2014-01-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103984671A true CN103984671A (zh) | 2014-08-13 |
CN103984671B CN103984671B (zh) | 2018-06-05 |
Family
ID=51166165
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410016223.7A Active CN103984671B (zh) | 2013-01-14 | 2014-01-14 | 多核处理器系统和用于操作多核处理器系统的方法 |
Country Status (2)
Country | Link |
---|---|
US (2) | US9298627B2 (zh) |
CN (1) | CN103984671B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111886588A (zh) * | 2018-03-30 | 2020-11-03 | 日立汽车系统株式会社 | 处理装置 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9298627B2 (en) | 2013-01-14 | 2016-03-29 | Marvell World Trade Ltd. | Shared op-symmetric update-sensitive variables |
US10680957B2 (en) | 2014-05-28 | 2020-06-09 | Cavium International | Method and apparatus for analytics in a network switch |
US9871733B2 (en) * | 2014-11-13 | 2018-01-16 | Cavium, Inc. | Policer architecture |
US10430354B2 (en) * | 2017-04-21 | 2019-10-01 | Intel Corporation | Source synchronized signaling mechanism |
CN107277577A (zh) * | 2017-07-14 | 2017-10-20 | 深圳创维-Rgb电子有限公司 | 广告的推送方法、装置及计算机可读存储介质 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6446165B1 (en) * | 1999-07-30 | 2002-09-03 | International Business Machines Corporation | Address dependent caching behavior within a data processing system having HSA (hashed storage architecture) |
CN1666180A (zh) * | 2002-07-03 | 2005-09-07 | 皇家飞利浦电子股份有限公司 | 多处理器计算机系统 |
CN101523361A (zh) * | 2006-10-17 | 2009-09-02 | Arm有限公司 | 数据处理设备中对共享存储器的写访问请求的处理 |
US8140771B2 (en) * | 2008-02-01 | 2012-03-20 | International Business Machines Corporation | Partial cache line storage-modifying operation based upon a hint |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6038644A (en) * | 1996-03-19 | 2000-03-14 | Hitachi, Ltd. | Multiprocessor system with partial broadcast capability of a cache coherent processing request |
US6615322B2 (en) * | 2001-06-21 | 2003-09-02 | International Business Machines Corporation | Two-stage request protocol for accessing remote memory data in a NUMA data processing system |
US9298627B2 (en) | 2013-01-14 | 2016-03-29 | Marvell World Trade Ltd. | Shared op-symmetric update-sensitive variables |
-
2014
- 2014-01-13 US US14/153,526 patent/US9298627B2/en active Active
- 2014-01-14 CN CN201410016223.7A patent/CN103984671B/zh active Active
- 2014-01-14 US US14/154,698 patent/US9298628B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6446165B1 (en) * | 1999-07-30 | 2002-09-03 | International Business Machines Corporation | Address dependent caching behavior within a data processing system having HSA (hashed storage architecture) |
CN1666180A (zh) * | 2002-07-03 | 2005-09-07 | 皇家飞利浦电子股份有限公司 | 多处理器计算机系统 |
CN101523361A (zh) * | 2006-10-17 | 2009-09-02 | Arm有限公司 | 数据处理设备中对共享存储器的写访问请求的处理 |
US8140771B2 (en) * | 2008-02-01 | 2012-03-20 | International Business Machines Corporation | Partial cache line storage-modifying operation based upon a hint |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111886588A (zh) * | 2018-03-30 | 2020-11-03 | 日立汽车系统株式会社 | 处理装置 |
CN111886588B (zh) * | 2018-03-30 | 2024-05-14 | 日立安斯泰莫株式会社 | 处理装置 |
Also Published As
Publication number | Publication date |
---|---|
US20140201470A1 (en) | 2014-07-17 |
US9298628B2 (en) | 2016-03-29 |
US9298627B2 (en) | 2016-03-29 |
CN103984671B (zh) | 2018-06-05 |
US20140201469A1 (en) | 2014-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9513904B2 (en) | Computer processor employing cache memory with per-byte valid bits | |
CN103984671A (zh) | 共享的运算对称的、更新敏感的变量 | |
KR100233207B1 (ko) | 캐시 플러시 장치 및 이 장치를 구비한 계산기 시스템 | |
EP2972885B1 (en) | Memory object reference count management with improved scalability | |
US7523260B2 (en) | Propagating data using mirrored lock caches | |
US4891749A (en) | Multiprocessor storage serialization apparatus | |
KR102009259B1 (ko) | 로그 및 무 잠금(no lock)과 함께 비휘발성 메모리를 사용하는 공유 메모리에서의 하드웨어 트랜잭셔널 메모리를 위한 코히어런스 프로토콜 | |
US20110167222A1 (en) | Unbounded transactional memory system and method | |
US8914586B2 (en) | TLB-walk controlled abort policy for hardware transactional memory | |
CN102741806A (zh) | 使用缓冲存储加速事务的机构 | |
US10331568B2 (en) | Locking a cache line for write operations on a bus | |
EP0514024A2 (en) | Method and apparatus for an improved memory architecture | |
JP2003044452A (ja) | 同期メモリ・バリアを実装する方法およびシステム | |
EP1966697A1 (en) | Software assisted nested hardware transactions | |
CN112005222A (zh) | 鲁棒的事务性存储器 | |
JPH0619786A (ja) | キャッシュコヒーレンスを維持する方法及び装置 | |
US7051163B2 (en) | Directory structure permitting efficient write-backs in a shared memory computer system | |
US8301844B2 (en) | Consistency evaluation of program execution across at least one memory barrier | |
CN107924418B (zh) | 在非易失性存储器中使易失性隔离事务具有失败原子性 | |
US10534575B1 (en) | Buffering of associative operations on random memory addresses | |
US9785548B2 (en) | Hardware extensions for memory reclamation for concurrent data structures | |
US9027009B2 (en) | Protecting the integrity of binary translated code | |
JP2001043133A (ja) | マルチプロセッサ・システムにおいてライトスルー・ストア・オペレーションでキャッシュ・コヒーレンシを維持するための方法およびシステム | |
US20050060383A1 (en) | Temporary storage of memory line while waiting for cache eviction | |
US9436613B2 (en) | Central processing unit, method for controlling central processing unit, and information processing apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200428 Address after: Singapore City Patentee after: Marvell Asia Pte. Ltd. Address before: Ford street, Grand Cayman, Cayman Islands Patentee before: Kaiwei international Co. Effective date of registration: 20200428 Address after: Ford street, Grand Cayman, Cayman Islands Patentee after: Kaiwei international Co. Address before: Hamilton, Bermuda Patentee before: Marvell International Ltd. Effective date of registration: 20200428 Address after: Hamilton, Bermuda Patentee after: Marvell International Ltd. Address before: Babado J San Mega Le Patentee before: MARVELL WORLD TRADE Ltd. |