CN103904867A - FPGA wideband phase-shift trigger for dual controllable converters staggered by 30 degrees - Google Patents
FPGA wideband phase-shift trigger for dual controllable converters staggered by 30 degrees Download PDFInfo
- Publication number
- CN103904867A CN103904867A CN201210567265.0A CN201210567265A CN103904867A CN 103904867 A CN103904867 A CN 103904867A CN 201210567265 A CN201210567265 A CN 201210567265A CN 103904867 A CN103904867 A CN 103904867A
- Authority
- CN
- China
- Prior art keywords
- phase
- circuit
- output
- fpga
- wrong
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Ac-Ac Conversion (AREA)
Abstract
The invention belongs to a digital phase-shift trigger and particularly discloses an FPGA wideband phase-shift trigger for dual controllable converters staggered by 30 degrees. The digital phase-shift trigger comprises a dual-Y 30-degree-staggered synchronous shaping circuit, an AD converter, a first level conversion circuit, an FPGA circuit, a second level conversion circuit and a drive amplifying and isolating circuit, wherein the output end of the dual-Y 30-degree-staggered synchronous shaping circuit and the output end of the AD converter are communicated with the input end of the FPGA circuit through the first level conversion circuit, and the output end of the FPGA circuit is communicated with the input end of the drive amplifying and isolating circuit through the second level conversion circuit. According to the digital phase-shift trigger disclosed by the invention, the core function of the trigger is achieved inside the FPGA circuit, the defects of a trigger usually caused by performance difference of circuit devices are overcome, the structure is simplified and the working stability is improved.
Description
Technical field
The invention belongs to a kind of digitalphase-shifted trigger, be specifically related to a kind of FPGA wideband for mutual wrong 30 ° of two controllable current transformers and follow the tracks of digitalphase-shifted trigger.
Background technology
The controlled convertor equipment of current most of three-phase has separately independently phase shift trigger; Their majorities are made up of numeral or analog circuit; Trigger, according to three-phase synchronous signal and the given signal of external control that can reflect the controlled convertor equipment three-phase alternating current of three-phase input state, is exported 6 phase-shift pulses, for the thyristor on the corresponding brachium pontis of trigger equipment.
Common triggering system, to the processing of three-phase synchronous signal, realizes by 3 single phase circuits; Each single phase circuit carries out High frequency filter, phase place adjustment, Shape correction to input single-phase synchronizing signal respectively; Due to the difference of device performance or parameter, there will be trigger to have deviation to three-phase synchronous result, cause the interval of convertor equipment output waveform inhomogeneous, ripple is large;
Conventionally triggering system, major part is applicable to three-phase alternating current frequency stationary applica-tions.If the frequency of three-phase input AC changes in the course of the work, the phase shifting angle of output pulse will be affected, and control precision is reduced, and the running parameter of convertor equipment does not reach job requirement.
If 2 covers exchange the controlled convertor equipment of three-phase of wrong 30 ° mutually of inputs, frequency change, jointly to power in series/parallel mode, common trigger is just difficult to adapt to; The factor such as performance difference and the variation of interchange incoming frequency between deficiency, 2 cover triggering systems that triggering system itself exists; capital causes that power supply unit output waveform is inhomogeneous, control precision reduces, current/voltage is unbalanced; when serious, can cause the action of equipment protection part, equipment is quit work.
Summary of the invention
The present invention is the deficiency existing in order to solve common phase shift trigger; a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers is provided; this trigger completes synchronous processing, pulse phase shifting, abnormity protection function in FPGA circuit, has wideband tracking, compact conformation, the high feature of reliability.
The technical solution adopted in the present invention is:
For a FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers, this trigger comprises two Y wrong 30 ° of synchronous shaping, AD converter part, the first level-conversion circuit, FPGA circuit, second electrical level translation circuit and drive amplification buffer circuits; The output of the wrong 30 ° of synchronous shaping of two Y, the output of AD converter part are communicated with the input of FPGA circuit by the first level-conversion circuit, and the output of FPGA circuit is communicated with the input of drive amplification buffer circuit by second electrical level translation circuit; The wrong 30 ° of synchronous shaping of two Y are used for the three-phase alternating current synchronizing signal of wrong 30 ° of two Y, be shaped as two groups of mutual three-phase synchronous digital signals of wrong 30 ° that meet the requirement of FPGA circuit working, carry out phase shortage, phase sequence error checking and produce single-phase digital synchronization signal after treatment for FPGA circuit; AD converter part, under the control of FPGA circuit, is converted to digital given unit signal by the given signal of simulation of outside input; The first level-conversion circuit, second electrical level translation circuit are in order to meet the level requirement to signal of two Y wrong 30 ° of synchronous shaping, AD converter part, FPGA circuit and drive amplification buffer circuits; Drive amplification buffer circuit, for isolating amplification by the output signal of FPGA circuit.
Described FPGA circuit comprises that AD reads control module, synchronization signal detection module, frequency-tracking module, three-phase full-controlled bridge phase shifting control modules A, three-phase full-controlled bridge phase shifting control module B; The input that AD reads control module is communicated with the output of AD converter part by the first level-conversion circuit; Synchronization signal detection module is communicated with the output of the wrong 30 ° of synchronous shaping of two Y by the first level-conversion circuit; The output of synchronization signal detection module is communicated with the input of frequency-tracking module; An input of three-phase full-controlled bridge phase shifting control modules A is communicated with the output of frequency-tracking module, the output that AD reads control module respectively, another input of three-phase full-controlled bridge phase shifting control modules A is communicated with the output of synchronization signal detection module, and the output of three-phase full-controlled bridge phase shifting control modules A is communicated with the input of second electrical level translation circuit; An input of three-phase full-controlled bridge phase shifting control module B is communicated with the output of frequency-tracking module, the output that AD reads control module respectively, another input of three-phase full-controlled bridge phase shifting control module B is communicated with the output of synchronization signal detection module, and the output of three-phase full-controlled bridge phase shifting control module B is communicated with the input of second electrical level translation circuit; The output that AD reads control module is also communicated with the input of second electrical level translation circuit.
Described AD reads control module, for controlling the work of AD converter part and reading out data.
Described synchronization signal detection module, detects for three-phase digital synchronizing signal phase shortage, phase sequence mistake to mutual wrong 30 °, and testing result signal is delivered to three-phase full-controlled bridge phase shifting control module; First phase synchronization signal in phase sequence is delivered to frequency-tracking module simultaneously.
Described frequency-tracking module, for generation of 2 groups of three-phase synchronous signals of wrong 30 ° in full accord, mutual of same external communication incoming frequency and the count signal of 8192 frequencys multiplication, and delivers to three-phase full-controlled bridge phase shifting control module by this signal.
Described three-phase full-controlled bridge phase shifting control module, for according to three-phase digital synchronizing signal, digital given unit signal, frequency multiplication count signal, realizes phase shift function with counting mode, with two burst pulse row formal output phase shift triggering signals.
Useful technique effect of the present invention is: digitalphase-shifted trigger of the present invention is realized the Core Feature of trigger at FPGA inside circuit, has avoided common trigger because of the deficiency that circuit devcie performance difference brings, and simplifies the structure, improved job stability.What cannot complete for FPGA circuit adopts at FPGA circuit outer setting level-conversion circuit, realizes every drive amplification buffer circuit as level translation, power amplification, isolation drive part.This trigger not only has general-purpose flip-flop conventional func, but also has wideband following function; According to synchronous signal frequency, automatically adjust the width of the required count frequency of phase shift and output pulse, guarantee that the phase shifting angle of trigger output pulse is only by set-point control.Expand range of application, exchanged input different frequency or frequency change operating mode occasion applicable to equipment.This trigger is dropped on the controlled convertor equipment of series/parallel that exchanges wrong 30 ° mutually of inputs, frequency change, and its feature is especially remarkable, and work wave interval is basically identical, error is little, control precision is high; The response time of system reaches microsecond (us) magnitude.
Accompanying drawing explanation
Fig. 1 is the structural representation of a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers provided by the invention.
Fig. 2 is the structural representation of FPGA inside circuit module provided by the invention.
Embodiment
Below in conjunction with drawings and Examples, the present invention is described in further detail.
As shown in Figure 1, a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers provided by the present invention, comprises two Y wrong 30 ° of synchronous shaping 1, AD converter part 2, the first level-conversion circuit 3, FPGA circuit 4, second electrical level translation circuit 5 and drive amplification buffer circuits 6.
The output of the wrong 30 ° of synchronous shaping 1 of two Y, the output of AD converter part 2 are communicated with the input of FPGA circuit 4 by the first level-conversion circuit 3, and the output of FPGA circuit 4 is communicated with the input of drive amplification buffer circuit 6 by second electrical level translation circuit 5.
The wrong 30 ° of synchronous shaping 1 of two Y are for by the three-phase alternating current synchronizing signal of wrong 30 ° of two Y, be shaped as 2 groups of mutual three-phase synchronous digital signals of wrong 30 ° that meet 4 job requirements of FPGA circuit, carry out phase shortage, phase sequence error checking and produce single-phase digital synchronization signal after treatment for FPGA circuit 4.
The first level-conversion circuit 3, second electrical level translation circuit 5: in order to meet the level requirement to signal of two Y wrong 30 ° of synchronous shaping 1, AD converter part 2, FPGA circuit 4 and drive amplification buffer circuits 6.
Drive amplification buffer circuit 6, for the output signal of FPGA circuit 4 is isolated to amplification, to reach the desired triggering signal of thyristor.
As shown in Figure 2, FPGA circuit 4 comprises that AD reads control module 401, synchronization signal detection module 402, frequency-tracking module 403, three-phase full-controlled bridge phase shifting control modules A 404, three-phase full-controlled bridge phase shifting control module B405.
The input that AD reads control module 401 is communicated with the output of AD converter part 2 by the first level-conversion circuit 3.Synchronization signal detection module 402 is communicated with the output of the wrong 30 ° of synchronous shaping 1 of two Y by the first level-conversion circuit 3.The output of synchronization signal detection module 402 is communicated with the input of frequency-tracking module 403.Output, output locking signal output that an input of three-phase full-controlled bridge phase shifting control modules A 404 reads control module 401 with output, the AD of frequency-tracking module 403 are respectively communicated with; Another input of three-phase full-controlled bridge phase shifting control modules A 404 is communicated with the output of synchronization signal detection module 402; The output of three-phase full-controlled bridge phase shifting control modules A 404 is communicated with the input of second electrical level translation circuit 5.The output that an input of three-phase full-controlled bridge phase shifting control module B405 reads control module 401 with output, the AD of frequency-tracking module 403 is respectively communicated with; Another input of three-phase full-controlled bridge phase shifting control module B405 is communicated with the output of synchronization signal detection module 402; The output of three-phase full-controlled bridge phase shifting control module B405 is communicated with the input of second electrical level translation circuit 5.The output that AD reads control module 401 is also communicated with the input of second electrical level translation circuit 5.
AD reads control module 401: control AD converter part 2 and work and read the given signal data of simulation after AD converter part 2 transforms.By to AD converter part 2 transmitted signals, control it and start, change; By the working state signal of read converter part 2, obtain the given signal data of the simulation converting, and send these data are delivered to three-phase full-controlled bridge phase shifting control modules A 404, three-phase full-controlled bridge phase shifting control module B405.
Synchronization signal detection module 402: whether the wrong 30 ° of AC synchronous signals of two Y that detect after wrong 30 ° of synchronous shaping 1 shapings of two Y exist phase shortage, phase sequence mistake, and synchronization signal detection result is delivered to respectively to three-phase full-controlled bridge phase shifting control modules A 404, three-phase full-controlled bridge phase shifting control module B405.First phase synchronization signal in phase sequence is delivered to frequency-tracking module frequency tracking module 403 simultaneously.
Frequency-tracking module 403: realize frequency multiplication, produce 2 groups of mutually wrong 30 ° of three-phase digital synchronizing signals; According to the phase synchronization signal frequency F of input and the figure place of digital given unit, produce 8219 frequency-doubled signal 8192F, this frequency-doubled signal is delivered to respectively to three-phase full-controlled bridge phase shifting control modules A 404, three-phase full-controlled bridge phase shifting control module B405, as these two count signals that phase shift block is required; Produce the three-phase digital synchronizing signal that exchanges 30 ° of input same frequency, same-phase, mutual mistakes with 2 groups of current transformers simultaneously, and this synchronizing signal is delivered to respectively to three-phase full-controlled bridge phase shifting control modules A 404, three-phase full-controlled bridge phase shifting control module B405, as these two synchronizing signals that control module work is required.
Three-phase full-controlled bridge phase shifting control module 404,405: realize phase shift function with counting mode.When the three-phase digital synchronizing signal of current input changes, it it is the three-phase input AC natural commutation point moment of controlled convertor equipment; Now read the state of three-phase digital synchronizing signal, obtain the current interchange input state of controllable current transformer, determined the corresponding position of next output triggering signal in output port; Start internal counter simultaneously 8192F signal is counted, real-time and digital given unit size compares; In the time that the two is equal, just reach the desired phase shift time, stop immediately counting, export two burst pulse row triggering signals of phase shift in the corresponding position of output port; The width of two burst pulse row, the 1/60(that automatically remains on synchronous signal cycle is 6 ° of electrical degrees); All will block output when default phase signal, phase sequence rub-out signal, output locking signal are arbitrary when effective, to play the protective effect to convertor equipment.
Three-phase digital synchronizing signal is the time reference point of three-phase full-controlled bridge phase shifting control module 404,405 outputs, and the phase-shift pulse signal of three-phase full-controlled bridge phase shifting control module 404,405 outputs is all to position with respect to the time of this point; Three-phase digital synchronizing signals by 30 ° of 2 mutual mistakes are connected respectively to the trigger that 2 three-phase full-controlled bridge phase shifting control modules 404,405 form, and just can realize exchanging 30 ° of the mutual mistakes of input, overlapping convertor equipment controls with 2 of series/parallel mode work.
In embodiments of the invention, single synchronizing signal (the first signals in wrong 30 ° 6 the AC synchronous signal phase sequences of two Y) is the desired essential signal of flip-flop operation of the present invention; Remain the introducing of other synchronizing signal, judge for synchronization signal detection module whether the three-phase alternating current input of 2 cover controllable current transformers exists phase shortage or phase sequence mistake, to shield;
The present invention is by 1 frequency-tracking module 403, produces and has 2 groups of fixed frequency the relation synchronous and count signals of wrong 30 ° of three-phase digitals mutually according to phase synchronization signal, realized common trigger and needed 6 functions that phase synchronization treatment circuit just can complete; Not only simplify the structure, and realized the following function that equipment is exchanged to incoming frequency, guaranteed the phase shifting angle size of trigger output pulse, only can be subject to the impact that synchronous signal frequency changes by the given decision in outside.
A kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers provided by the present invention, the controlled convertor equipment of three-phase is overlapped in 2 of wrong 30 ° of two Y, the series/parallel work that is not only applicable to, and also can be applicable to the controlled convertor equipment of a set of three-phase; For the controlled convertor equipment of a set of three-phase, only need to use one group of output signal of trigger, just can meet job requirement.
In conjunction with the accompanying drawings and embodiments the present invention is explained in detail above, but the present invention is not limited to above-described embodiment, in the ken possessing those of ordinary skills, can also under the prerequisite that does not depart from aim of the present invention, makes various variations.The content not being described in detail in the present invention all can adopt prior art.
Claims (6)
1. for a FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers, it is characterized in that: this trigger comprises two Y wrong 30 ° of synchronous shaping (1), AD converter part (2), the first level-conversion circuit (3), FPGA circuit (4), second electrical level translation circuit (5) and drive amplification buffer circuit (6); The output of the wrong 30 ° of synchronous shaping of two Y (1), the output of AD converter part (2) are communicated with the input of FPGA circuit (4) by the first level-conversion circuit (3), and the output of FPGA circuit (4) is communicated with the input of drive amplification buffer circuit (6) by second electrical level translation circuit (5); The wrong 30 ° of synchronous shaping of two Y (1) are for by the three-phase alternating current synchronizing signal of wrong 30 ° of two Y, be shaped as two groups of mutual three-phase synchronous digital signals of wrong 30 ° that meet FPGA circuit (4) job requirement, carry out phase shortage, phase sequence error checking and produce single-phase digital synchronization signal after treatment for FPGA circuit (4); AD converter part (2), under FPGA circuit (4) is controlled, is converted to digital given unit signal by the given signal of simulation of outside input; The first level-conversion circuit (3), second electrical level translation circuit (5) are in order to meet two Y wrong 30 ° of synchronous shaping (1), AD converter part (2), FPGA circuit (4) and the level requirement of drive amplification buffer circuit (6) to signal; Drive amplification buffer circuit (6), for isolating amplification by the output signal of FPGA circuit (4).
2. a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers according to claim 1, is characterized in that: described FPGA circuit (4) comprises that AD reads control module (401), synchronization signal detection module (402), frequency-tracking module (403), three-phase full-controlled bridge phase shifting control modules A (404), three-phase full-controlled bridge phase shifting control module B(405); The input that AD reads control module (401) is communicated with the output of AD converter part (2) by the first level-conversion circuit (3); Synchronization signal detection module 402 is communicated with the output of two wrong 30 ° of synchronous shaping of Y (1) by the first level-conversion circuit (3); The output of synchronization signal detection module (402) is communicated with the input of frequency-tracking module (403); The output that an input of three-phase full-controlled bridge phase shifting control modules A (404) reads control module (401) with output, the AD of frequency-tracking module (403) is respectively communicated with, another input of three-phase full-controlled bridge phase shifting control modules A (404) is communicated with the output of synchronization signal detection module (402), and the output of three-phase full-controlled bridge phase shifting control modules A (404) is communicated with the input of second electrical level translation circuit (5); Three-phase full-controlled bridge phase shifting control module B(405) the input output that reads control module (401) with output, the AD of frequency-tracking module (403) be respectively communicated with, three-phase full-controlled bridge phase shifting control module B(405) another input be communicated with the output of synchronization signal detection module (402), three-phase full-controlled bridge phase shifting control module B(405) output be communicated with the input of second electrical level translation circuit (5); The output that AD reads control module (401) is also communicated with the input of second electrical level translation circuit (5).
3. a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers according to claim 2, is characterized in that: described AD reads control module (401), for controlling AD converter part (2) work and reading out data.
4. a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers according to claim 3, it is characterized in that: described synchronization signal detection module (402), for three-phase digital synchronizing signal phase shortage, the phase sequence mistake of mutual wrong 30 ° are detected, and testing result signal is delivered to three-phase full-controlled bridge phase shifting control module; First phase synchronization signal in phase sequence is delivered to frequency-tracking module simultaneously.
5. a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers according to claim 4, it is characterized in that: described frequency-tracking module (403), for generation of 2 groups of three-phase synchronous signals of wrong 30 ° in full accord, mutual of same external communication incoming frequency and the count signal of 8192 frequencys multiplication, and this signal is delivered to three-phase full-controlled bridge phase shifting control module.
6. a kind of FPGA wideband phase shift trigger for mutual wrong 30 ° of two controllable current transformers according to claim 5, it is characterized in that: described three-phase full-controlled bridge phase shifting control module (404,405), be used for according to three-phase digital synchronizing signal, digital given unit signal, frequency multiplication count signal, realize phase shift function with counting mode, with two burst pulse row formal output phase shift triggering signals.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210567265.0A CN103904867B (en) | 2012-12-24 | 2012-12-24 | FPGA wideband phase shift trigger for wrong 30 ° of double; two controllable current transformers mutually |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210567265.0A CN103904867B (en) | 2012-12-24 | 2012-12-24 | FPGA wideband phase shift trigger for wrong 30 ° of double; two controllable current transformers mutually |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103904867A true CN103904867A (en) | 2014-07-02 |
| CN103904867B CN103904867B (en) | 2016-06-29 |
Family
ID=50996055
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210567265.0A Active CN103904867B (en) | 2012-12-24 | 2012-12-24 | FPGA wideband phase shift trigger for wrong 30 ° of double; two controllable current transformers mutually |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103904867B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114759770A (en) * | 2022-06-13 | 2022-07-15 | 长江三峡能事达电气股份有限公司 | Method, system and medium for simultaneous transmission of data information and shared synchronization signal |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101404457A (en) * | 2008-11-20 | 2009-04-08 | 北京金自天正智能控制股份有限公司 | AC-AC frequency conversion current digital control system based on DSP and FPGA |
| CN101510770A (en) * | 2009-03-30 | 2009-08-19 | 中国科学院等离子体物理研究所 | Thyristor digital triggering method based on CPCI bus and light isolation transmission technology |
| US20090279335A1 (en) * | 2005-12-06 | 2009-11-12 | Koji Noda | Power converter |
| CN201523334U (en) * | 2009-10-26 | 2010-07-07 | 湖南科美达电气有限公司 | Novel thyristor rectification reversible trigger device |
| CN202406005U (en) * | 2011-12-30 | 2012-08-29 | 核工业西南物理研究院 | Field programmable gate array (FPGA) technology-based single-phase synchronous frequency tracking digital phase-shift trigger |
-
2012
- 2012-12-24 CN CN201210567265.0A patent/CN103904867B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090279335A1 (en) * | 2005-12-06 | 2009-11-12 | Koji Noda | Power converter |
| CN101404457A (en) * | 2008-11-20 | 2009-04-08 | 北京金自天正智能控制股份有限公司 | AC-AC frequency conversion current digital control system based on DSP and FPGA |
| CN101510770A (en) * | 2009-03-30 | 2009-08-19 | 中国科学院等离子体物理研究所 | Thyristor digital triggering method based on CPCI bus and light isolation transmission technology |
| CN201523334U (en) * | 2009-10-26 | 2010-07-07 | 湖南科美达电气有限公司 | Novel thyristor rectification reversible trigger device |
| CN202406005U (en) * | 2011-12-30 | 2012-08-29 | 核工业西南物理研究院 | Field programmable gate array (FPGA) technology-based single-phase synchronous frequency tracking digital phase-shift trigger |
Non-Patent Citations (1)
| Title |
|---|
| 宋晓梅等: "基于FPGA的全数字触发器的设计", 《西安工程大学学报》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114759770A (en) * | 2022-06-13 | 2022-07-15 | 长江三峡能事达电气股份有限公司 | Method, system and medium for simultaneous transmission of data information and shared synchronization signal |
| CN114759770B (en) * | 2022-06-13 | 2022-09-20 | 长江三峡能事达电气股份有限公司 | Method, system and medium for simultaneous transmission of data information and shared synchronization signal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103904867B (en) | 2016-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204088090U (en) | A kind of automatic transfer switch for triple power supplies device | |
| CN104333027A (en) | Predictive commutation failure prevention method, apparatus and device | |
| CN204068723U (en) | A kind of three-phase voltage sag generating means | |
| CN205265582U (en) | Static excitation system synchronization signal detection device of generator | |
| CN103532444A (en) | Large-scale impact power generation device group frequency conversion starting device | |
| CN102739085A (en) | Inverter phase sequence detection phase locking device and phase locking and phase sequence identifying method | |
| CN103904867B (en) | FPGA wideband phase shift trigger for wrong 30 ° of double; two controllable current transformers mutually | |
| CN203387444U (en) | Power supply frequency self-adaptive adjusting device for motor soft starter | |
| CN202406005U (en) | Field programmable gate array (FPGA) technology-based single-phase synchronous frequency tracking digital phase-shift trigger | |
| CN203027122U (en) | FPGA (Field Programmable Gate Array) wideband phase shift trigger for dual controllable converters arranged in 30-degree staggered manner | |
| CN202550538U (en) | Cycle-by-cycle overcurrent limiting protection electric energy quality control device | |
| CN103326360A (en) | Real-time dynamic active harmonic compensation device for high voltage system | |
| CN202696579U (en) | Phase-locked trigger circuit | |
| CN105656334A (en) | Carrier-borne medium-frequency inverter power supply control circuit | |
| CN104333028A (en) | Predictive commutation failure prevention method and device | |
| CN104931814A (en) | Digital isolation type grid detector | |
| CN105429442B (en) | The optical fibre communication method and system of high-power current converting device | |
| CN104240978A (en) | Automatic changeover device for three-output power source | |
| CN204758714U (en) | Isolated electric wire netting detector of digit | |
| CN204790425U (en) | Printing equipment synchronous control system | |
| CN209247885U (en) | A kind of wireless phase measurement device | |
| CN201878030U (en) | Three-phase fully controlled bridge rectifying device controlled by single chip microcomputer | |
| CN105573179A (en) | Thyristor synchronization signal processing method applicable to changing frequency | |
| CN202772593U (en) | Reactive power compensator control device | |
| CN102130453B (en) | Method for outputing high-precision synchronous signal by on-line parallel alternating current power supply module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |