CN103870355A - BIOS (Basic Input Output System) access system and method - Google Patents
BIOS (Basic Input Output System) access system and method Download PDFInfo
- Publication number
- CN103870355A CN103870355A CN201210547226.4A CN201210547226A CN103870355A CN 103870355 A CN103870355 A CN 103870355A CN 201210547226 A CN201210547226 A CN 201210547226A CN 103870355 A CN103870355 A CN 103870355A
- Authority
- CN
- China
- Prior art keywords
- bios
- data block
- bios chip
- data
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 230000007935 neutral effect Effects 0.000 claims description 26
- 230000008439 repair process Effects 0.000 claims description 19
- 238000010586 diagram Methods 0.000 description 6
- 125000004122 cyclic group Chemical group 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000010076 replication Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
Images
Landscapes
- Stored Programmes (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
A BIOS access system is applied to an intermediate control device of a server, the server comprises a first BIOS chip and a second BIOS chip, the system reads data in an odd number data block of the first BIOS chip and data in an even number data block in the second BIOS chip, and the data is stored in a cache of the intermediate control device. After the server is started up and initialized, a processor of the server can perform access operation of a BIOS according to the data stored in the cache. Besides, during a reading process, the system automatically recovers the data in the data blocks when abnormity of the data in the data blocks is found. The invention further provides a BIOS access method. The BIOS access system and method can improve operational stability of the server.
Description
Technical field
The present invention relates to a kind of BIOS access system and method.
Background technology
BIOS(Basic Input Output System, Basic Input or Output System (BIOS)) be the important procedure that computer equipment moves in the time of system initialization.In the time of system initialization, most of hardware resource of computer equipment all can not be worked.On server, generally have the neutral-controlled plant that is independent of server host, as FPGA(Field Programmable Gate Array, field programmable gate array) controller and BMC(Baseboard Management Control, baseboard management controller) etc., for extra functional support is provided to server.Traditional server to the access method of BIOS is all after system initialization, processor by server carries out BIOS accessing operation to a BIOS chip, the efficiency of access is lower, and in the time that the BIOS data that read make a mistake, can not repair wrong data in time, bring hidden danger may to the operation stability of server system.
Summary of the invention
In view of above content, be necessary to provide a kind of BIOS access system, be applied in the neutral-controlled plant of server, this server comprises a BIOS chip and the 2nd BIOS chip.This system comprises: BIOS read module, for reading successively the data the first data block of odd number from a BIOS chip and read successively the data in the first data block of even number from the 2nd BIOS chip, then calculate a CRC check code according to the data that read for this first data block Bn from each the first data block Bn; Whether check code comparison module is identical with the CRC check code of this first data block Bn original storage for the CRC check code relatively calculating for each the first data block Bn; Cache module, in the time that to be the CRC check code that calculates of the first data block Bn identical with the CRC check code of this first data block Bn original storage, deposits the data that read from this first data block Bn in the buffer memory of neutral-controlled plant in; and reparation module, for in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is odd number of this first data block Bn original storage, repair data and the CRC check code in this first data block Bn in a BIOS chip according to the data in the first data block Bn of described the 2nd BIOS chip and CRC check code, and the data in the first data block Bn in the BIOS chip after repairing are read out and deposited in described buffer memory, maybe in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is even number of original storage in this first data block Bn, repair data and the CRC check code in this first data block Bn in the 2nd BIOS chip according to the data in the first data block Bn of a described BIOS chip and CRC check code, and the data in the first data block Bn of the 2nd BIOS chip after repairing are read out and deposited in described buffer memory.
Also be necessary to provide a kind of BIOS access method that is applied to described neutral-controlled plant, the method comprises: BIOS read step, from a BIOS chip, read successively the data in the first data block of odd number and from the 2nd BIOS chip, read successively the data in the first data block of even number, then calculate a CRC check code according to the data that read for this first data block Bn from each the first data block Bn; Check code comparison step, whether the CRC check code relatively calculating for each the first data block Bn is identical with the CRC check code of original storage in this first data block Bn; Buffer memory step, in the time that to be the CRC check code that calculates of the first data block Bn identical with the CRC check code of original storage in this first data block Bn, deposits the data that read from this first data block Bn in the buffer memory of neutral-controlled plant in; and reparation step, in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is odd number of original storage in this first data block Bn, repair data and the CRC check code in this first data block Bn in a BIOS chip according to the data in the first data block Bn of described the 2nd BIOS chip and CRC check code, and the data in the first data block Bn in the BIOS chip after repairing are read out and deposited in described buffer memory, maybe in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is even number of original storage in this first data block Bn, repair data and the CRC check code in this first data block Bn in the 2nd BIOS chip according to the data in the first data block Bn of a described BIOS chip and CRC check code, and the data in the first data block Bn of the 2nd BIOS chip after repairing are read out and deposited in described buffer memory.
Compared to prior art, BIOS access system of the present invention and method, by the auxiliary access that realizes BIOS of neutral-controlled plant of server.Because this neutral-controlled plant can independent operating, in the process of server opening initialization, this neutral-controlled plant can carry out parallel access operation by the two BIOS to server, and in access procedure, can find in time the error in data of BIOS and automatically repair, having improved the stability of server.
Accompanying drawing explanation
Fig. 1 is the block diagram of a server provided by the invention.
Fig. 2 is the schematic diagram that in Fig. 1, the BIOS storage space of a BIOS chip and the 2nd BIOS chip is made up of multiple data blocks.
Fig. 3 is the functional frame composition of the neutral-controlled plant in Fig. 1.
Fig. 4 is the process flow diagram of BIOS access method of the present invention.
Main element symbol description
| |
100 |
| The one |
10 |
| The |
11 |
| Neutral-controlled |
20 |
| |
30 |
| |
31 |
| |
32 |
| |
33 |
| BIOS access system | 21 |
| Storage medium | 22 |
| Microprocessor | 23 |
| Buffer memory | 24 |
| Metadata read module | 201 |
| Data update module | 202 |
| BIOS read module | 203 |
| Check code comparison module | 204 |
| Cache module | 205 |
| Repair module | 206 |
Following embodiment further illustrates the present invention in connection with above-mentioned accompanying drawing.
Embodiment
As shown in Figure 1, be the schematic diagram of a server 100 provided by the invention.This server 100 comprises a BIOS(Basic Input Output System, Basic Input or Output System (BIOS)) chip 10, the 2nd BIOS chip 11, neutral-controlled plant 20 and main frame 30.A described BIOS chip 10 and the 2nd BIOS chip 11 are respectively stored BIOS image files, thereby realize two BIOS(Dual BIOS of server 100) function.Described main frame 30 comprises the mainboard 31 of server 100, and is arranged on the hardware device such as storer 32 and processor 33 on this mainboard 31.Described neutral-controlled plant 20 is independent of main frame 30 and moves, and is used to server 100 that extra functional support is provided, for example, the running status of server 100 is monitored.
In the present embodiment, described neutral-controlled plant 20 is FPGA(Field Programmable Gate Array, field programmable gate array) controller or BMC(Baseboard Management Control, baseboard management controller).A described BIOS chip 10, the 2nd BIOS chip 11, neutral-controlled plant 20 and main frame 30 are electrically connected each other directly or indirectly, to carry out the transmission of data and mutual.A described BIOS chip 10 and the 2nd BIOS chip 11 can be Flash(flash memory) chip, EPROM(Erasable Programmable ROM, erasable programmable ROM) chip or EEPROM(Electrically Erasable Programmable ROM, electrically erasable ROM) chip.
In the present embodiment, as shown in Figure 2, the BIOS storage space of a described BIOS chip 10 and the 2nd BIOS chip 11 is made up of multiple data blocks (Block).The plurality of data block comprises n the first data block and second data block.This n (block 1-block n) the first data block is respectively used to store different BIOS data, wherein each the first data block comprises a CRC(Cyclic Redundancy Check, cyclic redundancy check (CRC)) field, for storing a CRC check code.This CRC check code is written into after corresponding data in each the first data block, calculates and obtains, and be written in corresponding CRC field according to the data in this first data block.The second data block stores the metadata (Metadata) of a description about BIOS, and this metadata comprises a signature (Signature) information, a timestamp (Timestamp) and a data length (Length) information.Described signing messages is used to indicate the form of the BIOS image file of storage in a BIOS chip 10 and the 2nd BIOS chip 11.Described timestamp represents the write time of the BIOS image file of storage in a BIOS chip 10 and the 2nd BIOS chip 11, has embodied the version information of BIOS.Data length or the size of the BIOS image file of storage in described length information indication the one BIOS chip 10 and the 2nd BIOS chip 11.
Consulting Fig. 3, is the function structure schematic diagram of described neutral-controlled plant 20.This neutral-controlled plant 20, in the time that server 100 is started shooting, carries out accessing operation to the BIOS of storage in a described BIOS chip 10 and the 2nd BIOS chip 11.This neutral-controlled plant 20 comprises BIOS access system 21, storage medium 22, microprocessor 23 and buffer memory 24.This BIOS access system 21 comprises metadata read module 201, data update module 202, BIOS read module 203, check code comparison module 204, cache module 205 and repairs module 206.Each functional module in this BIOS access system 21 can firmware (Firmware) form be solidificated in described storage medium 22, and carried out by microprocessor 23.
As shown in Figure 4, be the process flow diagram of BIOS access method of the present invention.BIOS access method of the present invention is not limited to the order of following step, and in other embodiment, and BIOS access method of the present invention can only include a wherein part for the following stated step, and part steps wherein can be deleted.
Step S1, in the time that server 100 is started shooting, described metadata read module 201 reads the metadata in the second data block of a BIOS chip 10 and the 2nd BIOS chip 11, obtains the timestamp in this metadata.
Step S2, relatively whether the timestamp of a BIOS chip 10 is identical with the timestamp of the 2nd BIOS chip 11 for described data update module 202.If the timestamp of a BIOS chip 10 is different from the timestamp of the 2nd BIOS chip 11, execution step S3.Otherwise, if the timestamp of a BIOS chip 10 is identical with the timestamp of the 2nd BIOS chip 11, perform step S4.
Step S3, this data update module 202 upgrades BIOS image file and the metadata of the BIOS chip that timestamp is early corresponding.Particularly, this data update module 202 uses the BIOS image file of the BIOS chip that more late timestamp is corresponding (for example the 2nd BIOS chip 11) and metadata for example, to upgrade BIOS image file and the metadata of BIOS chip (a BIOS chip 10) corresponding to timestamp early.
In the present embodiment, if the timestamp of a BIOS chip 10 is early than the timestamp of the 2nd BIOS chip 11, first this data update module 202 removes BIOS image file and the metadata in a BIOS chip 10, then by the BIOS image file in the 2nd BIOS chip 11 and metadata replication to a BIOS chip 10.Otherwise, if the timestamp of the 2nd BIOS chip 11 is early than the timestamp of a BIOS chip 10, first this data update module 202 removes metadata and the BIOS image file in the 2nd BIOS chip 11, then by the BIOS image file in a BIOS chip 10 and metadata replication to the two BIOS chips 11.So, in the time that server 100 need to upgrade the BIOS in a BIOS chip 10 and the 2nd BIOS chip 11 because of reasons such as hardware updates, only updating file need be write to one of them of a BIOS chip 10 and the 2nd BIOS chip 11, then in the time that server 100 restarts, this data update module 202 can upgrade the BIOS in another BIOS chip automatically.
In addition, the BIOS image file that do not store BIOS image file or storage when a described BIOS chip 10 is damaged and cannot read time, this data update module 202 copies to the image file of storage in the 2nd BIOS chip 11 in the one BIOS chip 10.And the BIOS image file that does not store BIOS image file or storage when described the 2nd BIOS chip 11 is damaged and cannot read time, this data update module 202 copies to the image file of storage in a BIOS chip 10 in the 2nd BIOS chip 11.
Step S4, described BIOS read module 203 reads successively the data in the first data block of odd number and from the 2nd BIOS chip 11, reads successively the data in the first data block of even number from a BIOS chip 10, then calculates a CRC check code according to the data that read for this first data block Bn from each the first data block Bn.In other embodiments, also can from a BIOS chip 10, read successively the data in the first data block of each even number and from the 2nd BIOS chip 11, read the data in the first data block of each odd number.In this example, the signing messages that first this BIOS read module 203 can comprise from the above-mentioned metadata reading obtains the form of the BIOS image file in a BIOS chip 10 and the 2nd BIOS chip 11, and then according to this form, the data in the one BIOS chip 10 and the 2nd BIOS chip 11 is read.
Step S5, whether the CRC check code that described check code comparison module 204 relatively calculates for each the first data block Bn is identical with the CRC check code of original storage in this first data block Bn.If the CRC check code that the first data block Bn calculates is identical with the CRC check code of original storage in this first data block Bn, execution step S6.If the CRC check code that the first data block Bn calculates is different from the CRC check code of original storage in this first data block Bn, execution step S7.
Step S6, described cache module 205 deposits the data that read from the first data block Bn in described buffer memory 24 in.
Step S7, executing data reparation.Particularly, if described data block B
nfor the first data block of odd number, described reparation module 206 is according to the data block B of described the 2nd BIOS chip 11
nin data and CRC check code repair this data block B in a BIOS chip 10
nin data and CRC check code, then by repair after a BIOS chip 10 in data block B
nin data read out and deposit in described buffer memory 24; If described data block B
nfor the first data block of even number, described reparation module 206 is according to the data block B of a described BIOS chip 10
nin data and CRC check code repair this data block B in the 2nd BIOS chip 11
nin data and CRC check code, then by the data block B of the 2nd BIOS chip 11 after repairing
nin data read out and deposit in described buffer memory 24.
In the present embodiment, if data block B
nthe CRC check code calculating and this data block B
nthe CRC check code of middle original storage is not identical, represents this data block B reading
nin data occurred extremely, this data block B
nthe data of middle storage may be destroyed.The first data block take this first data block Bn as odd number is as example, and this reparation module 206 can be repaired data and CRC check code in this first data block Bn in a BIOS chip 10 in the following manner:
Whether the CRC check code of storing in this first data block Bn in the CRC check code of first, storing in this first data block Bn in these reparation module 206 comparison the one BIOS chips 10 and the 2nd BIOS chip 11 is identical.If the CRC check code of storing in this first data block Bn in a BIOS chip 10 is identical with the CRC check code of storing in this first data block Bn in the 2nd BIOS chip 11, represent that in a BIOS chip 10, the data in this first data block Bn are damaged, and CRC check code does not change, this reparation module 206 is copied to the data in this first data block Bn in the 2nd BIOS chip 11 in the first data block Bn of the one BIOS chip 10, so that the data of the first data block Bn in a BIOS chip 10 are repaired.If the CRC check code of storing in this first data block Bn in a BIOS chip 10 is different with the CRC check code of storing in this first data block Bn in the 2nd BIOS chip 11, represent that data and the CRC check code in a BIOS chip 10, in this first data block Bn, stored may all change.Now, repair module 206 data in the first data block Bn in the 2nd BIOS chip 11 and CRC check code are copied in the first data block Bn of a BIOS chip 10, so that data and the CRC check code stored in this first data block Bn in a BIOS chip 10 are repaired.
Step S8, after server 100 completes initialization, the processor 33 of server 100 carries out the accessing operation of BIOS according to the data of storage in described buffer memory 24.
In sum, the present invention uses the auxiliary access that realizes BIOS of neutral-controlled plant 20 of server 100, because this neutral-controlled plant 20 can independent operating, in the process of server 100 opening initializations, this neutral-controlled plant 20 can carry out parallel access operation by the two BIOS to server 100, and in access procedure, can find in time the error in data of BIOS and automatically repair, having improved the stability of server 100.
Above embodiment is only unrestricted in order to technical scheme of the present invention to be described, although the present invention is had been described in detail with reference to preferred embodiment, those of ordinary skill in the art is to be understood that, can modify or be equal to replacement technical scheme of the present invention, and not depart from the spirit and scope of technical solution of the present invention.
Claims (14)
1. a BIOS access system, be applied in the neutral-controlled plant of server, this server comprises a BIOS chip and the 2nd BIOS chip, the BIOS storage space of the one BIOS chip and the 2nd BIOS chip comprises multiple for storing the first data block of BIOS, it is characterized in that, this system comprises:
BIOS read module, for reading successively the data the first data block of odd number from a BIOS chip and read successively the data in the first data block of even number from the 2nd BIOS chip, then calculate a CRC check code according to the data that read for this first data block Bn from each the first data block Bn;
Whether check code comparison module is identical with the CRC check code of this first data block Bn original storage for the CRC check code relatively calculating for each the first data block Bn;
Cache module, in the time that to be the CRC check code that calculates of the first data block Bn identical with the CRC check code of this first data block Bn original storage, deposits the data that read from this first data block Bn in the buffer memory of neutral-controlled plant in; And
Repair module, for in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is odd number of this first data block Bn original storage, repair data and the CRC check code in this first data block Bn in a BIOS chip according to the data in the first data block Bn of described the 2nd BIOS chip and CRC check code, and the data in the first data block Bn in the BIOS chip after repairing are read out and deposited in described buffer memory, maybe in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is even number of original storage in this first data block Bn, repair data and the CRC check code in this first data block Bn in the 2nd BIOS chip according to the data in the first data block Bn of a described BIOS chip and CRC check code, and the data in the first data block Bn of the 2nd BIOS chip after repairing are read out and deposited in described buffer memory.
2. BIOS access system as claimed in claim 1, is characterized in that, when server completes after initialization, the processor of described server carries out the accessing operation of BIOS according to the data of storing in described buffer memory.
3. BIOS access system as claimed in claim 1, it is characterized in that, the BIOS storage space of a described BIOS chip and the 2nd BIOS chip also comprises one second data block, for storing the metadata about the description of BIOS, this metadata is stabbed between comprising for the moment, and this timestamp represents the write time of the BIOS image file of storing in a BIOS chip and the 2nd BIOS chip.
4. BIOS access system as claimed in claim 3, it is characterized in that, the metadata of storing in a described BIOS chip and the 2nd BIOS chip also comprises a signing messages and a data length information, the form of the BIOS image file of storing in this signing messages indication the one BIOS chip and the 2nd BIOS chip, data length or the size of the BIOS image file of storing in this length information indication the one BIOS chip and the 2nd BIOS chip.
5. BIOS access system as claimed in claim 3, is characterized in that, this system also comprises:
Metadata read module, in the time that server is started shooting, reads the metadata of storing in the second data block of a BIOS chip and the 2nd BIOS chip, and from the metadata reading, obtains the timestamp of a BIOS chip and the timestamp of the 2nd BIOS chip; And
Data update module, for relatively whether the timestamp of a BIOS chip is identical with the timestamp of the 2nd BIOS chip, if the timestamp of a BIOS chip is different from the timestamp of the 2nd BIOS chip, use the BIOS image file of the BIOS chip that more late timestamp is corresponding and metadata to upgrade BIOS image file and the metadata of BIOS chip corresponding to timestamp early.
6. BIOS access system as claimed in claim 5, it is characterized in that, described data update module is also damaged for the BIOS image file that do not store BIOS image file or storage when a described BIOS chip and cannot read time, the image file of storing in the 2nd BIOS chip is copied in a BIOS chip, and the BIOS image file that does not store BIOS image file or storage when described the 2nd BIOS chip is damaged and cannot read time, the image file of storing in a BIOS chip is copied in the 2nd BIOS chip.
7. BIOS access system as claimed in claim 1, is characterized in that, described neutral-controlled plant is field programmable gate array controller or baseboard management controller.
8. a BIOS access method, be applied in the neutral-controlled plant of server, this server comprises a BIOS chip and the 2nd BIOS chip, the BIOS storage space of the one BIOS chip and the 2nd BIOS chip comprises multiple for storing the first data block of BIOS, it is characterized in that, the method comprises:
BIOS read step, from a BIOS chip, read successively the data in the first data block of odd number and from the 2nd BIOS chip, read successively the data in the first data block of even number, then calculate a CRC check code according to the data that read for this first data block Bn from each the first data block Bn;
Check code comparison step, whether the CRC check code relatively calculating for each the first data block Bn is identical with the CRC check code of original storage in this first data block Bn;
Buffer memory step, in the time that to be the CRC check code that calculates of the first data block Bn identical with the CRC check code of original storage in this first data block Bn, deposits the data that read from this first data block Bn in the buffer memory of neutral-controlled plant in; And
Repair step, in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is odd number of original storage in this first data block Bn, repair data and the CRC check code in this first data block Bn in a BIOS chip according to the data in the first data block Bn of described the 2nd BIOS chip and CRC check code, and the data in the first data block Bn in the BIOS chip after repairing are read out and deposited in described buffer memory, maybe in the time being the CRC check code that calculates of the first data block Bn from first data block that CRC check code is different and this first data block Bn is even number of original storage in this first data block Bn, repair data and the CRC check code in this first data block Bn in the 2nd BIOS chip according to the data in the first data block Bn of a described BIOS chip and CRC check code, and the data in the first data block Bn of the 2nd BIOS chip after repairing are read out and deposited in described buffer memory.
9. BIOS access method as claimed in claim 8, is characterized in that, when server completes after initialization, the processor of described server carries out the accessing operation of BIOS according to the data of storing in described buffer memory.
10. BIOS access method as claimed in claim 8, it is characterized in that, the BIOS storage space of a described BIOS chip and the 2nd BIOS chip also comprises one second data block, for storing the metadata about the description of BIOS, this metadata is stabbed between comprising for the moment, and this timestamp represents the write time of the BIOS image file of storing in a BIOS chip and the 2nd BIOS chip.
11. BIOS access methods as claimed in claim 10, it is characterized in that, the metadata of storing in a described BIOS chip and the 2nd BIOS chip also comprises a signing messages and a data length information, the form of the BIOS image file of storing in this signing messages indication the one BIOS chip and the 2nd BIOS chip, data length or the size of the BIOS image file of storing in this length information indication the one BIOS chip and the 2nd BIOS chip.
12. BIOS access methods as claimed in claim 10, is characterized in that, the method also comprises:
Metadata read step, in the time that server is started shooting, reads the metadata of storing in a BIOS chip and the 2nd BIOS chip, and from the metadata reading, obtains the timestamp of a BIOS chip and the timestamp timestamp of the 2nd BIOS chip; And
Data Update step, relatively whether the timestamp of a BIOS chip is identical with the timestamp of the 2nd BIOS chip, if the timestamp of a BIOS chip is different from the timestamp of the 2nd BIOS chip, use the BIOS image file of the BIOS chip that more late timestamp is corresponding and metadata to upgrade BIOS image file and the metadata of BIOS chip corresponding to timestamp early.
13. BIOS access methods as claimed in claim 12, is characterized in that, the method also comprises:
The BIOS image file that do not store BIOS image file or storage when a described BIOS chip is damaged and cannot read time, the image file of storing in the 2nd BIOS chip is copied in a BIOS chip; And
The BIOS image file that do not store BIOS image file or storage when described the 2nd BIOS chip is damaged and cannot read time, the image file of storing in a BIOS chip is copied in the 2nd BIOS chip.
14. BIOS access methods as claimed in claim 8, is characterized in that, described neutral-controlled plant is field programmable gate array controller or baseboard management controller.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210547226.4A CN103870355B (en) | 2012-12-17 | 2012-12-17 | BIOS accesses system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210547226.4A CN103870355B (en) | 2012-12-17 | 2012-12-17 | BIOS accesses system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103870355A true CN103870355A (en) | 2014-06-18 |
| CN103870355B CN103870355B (en) | 2016-12-28 |
Family
ID=50908915
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210547226.4A Active CN103870355B (en) | 2012-12-17 | 2012-12-17 | BIOS accesses system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103870355B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106021003A (en) * | 2016-05-05 | 2016-10-12 | 捷开通讯(深圳)有限公司 | Intelligent terminal repairing method, intelligent terminal, and server |
| CN107341013A (en) * | 2017-06-26 | 2017-11-10 | 努比亚技术有限公司 | One kind start fault handling method, equipment and computer-readable recording medium |
| CN112559059A (en) * | 2020-11-19 | 2021-03-26 | 山东云海国创云计算装备产业创新中心有限公司 | BIOS option configuration method and related device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006031884A (en) * | 2004-07-20 | 2006-02-02 | Toshiba Corp | Information storage medium, information recording and reproducing apparatus, information reproducing apparatus and method, and information recording method |
| CN100451967C (en) * | 2007-02-14 | 2009-01-14 | 威盛电子股份有限公司 | Document switching method of basic input output system and controller capable of supporting switching thereof |
| CN102253866B (en) * | 2010-05-20 | 2013-09-11 | 英业达科技有限公司 | Multi-motherboard server |
-
2012
- 2012-12-17 CN CN201210547226.4A patent/CN103870355B/en active Active
Non-Patent Citations (1)
| Title |
|---|
| 果鹏等: "基于X86单芯片计算机的BIOS软件设计", 《合肥工业大学学报》 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106021003A (en) * | 2016-05-05 | 2016-10-12 | 捷开通讯(深圳)有限公司 | Intelligent terminal repairing method, intelligent terminal, and server |
| CN106021003B (en) * | 2016-05-05 | 2019-11-29 | 捷开通讯(深圳)有限公司 | Restorative procedure, intelligent terminal and the server of intelligent terminal |
| CN107341013A (en) * | 2017-06-26 | 2017-11-10 | 努比亚技术有限公司 | One kind start fault handling method, equipment and computer-readable recording medium |
| CN107341013B (en) * | 2017-06-26 | 2021-01-15 | 努比亚技术有限公司 | Boot fault processing method and device and computer readable storage medium |
| CN112559059A (en) * | 2020-11-19 | 2021-03-26 | 山东云海国创云计算装备产业创新中心有限公司 | BIOS option configuration method and related device |
| CN112559059B (en) * | 2020-11-19 | 2023-07-14 | 山东云海国创云计算装备产业创新中心有限公司 | BIOS (basic input output System) option configuration method and related device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103870355B (en) | 2016-12-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109725822B (en) | Method, apparatus and computer program product for managing a storage system | |
| US9189311B2 (en) | Rebuilding a storage array | |
| US10108359B2 (en) | Method and system for efficient cache buffering in a system having parity arms to enable hardware acceleration | |
| CN110413205B (en) | Method, apparatus and computer readable storage medium for writing to disk array | |
| US9507585B2 (en) | Firmware update apparatus and storage control apparatus | |
| JP4805660B2 (en) | Disc light missing detection device | |
| US10108503B2 (en) | Methods and systems for updating a recovery sequence map | |
| CN104932953A (en) | Data distribution method, data storage method, and relevant device and system | |
| CN104081329A (en) | Backup storage system that backs up data, and backup storage device and method | |
| CN104246708A (en) | Architecture for storage of data on nand flash memory | |
| CN111813609B (en) | Data recovery method in storage medium, data recovery system and related equipment | |
| CN102385533A (en) | Computer and restart method thereof during run-time error of memory | |
| US10324782B1 (en) | Hiccup management in a storage array | |
| CN101216789A (en) | Data update method, device and system | |
| CN104424068A (en) | System and method for pressure testing of firmware update | |
| CN104503781A (en) | Firmware upgrading method for hard disk and storage system | |
| CN102789370B (en) | A kind of RAID array synchronous method and device | |
| TWI474163B (en) | Access system and method for accessing basic input output system | |
| CN103870355A (en) | BIOS (Basic Input Output System) access system and method | |
| US8966161B2 (en) | Memory storage device and restoring method thereof | |
| US20150169668A1 (en) | Single Pass File System Repair With Copy On Write | |
| CN111651126A (en) | Write operation method, system, electronic device and medium of memory | |
| US11747990B2 (en) | Methods and apparatuses for management of raid | |
| US20220129191A1 (en) | Method, device, and computer program product for storage management | |
| JP4127307B2 (en) | Data storage device, data processing system, data processing method, and data processing device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180226 Address after: The Guangxi Zhuang Autonomous Region Nanning hi tech Zone headquarters Road No. 18, China ASEAN enterprise headquarters base three 5# workshop Patentee after: NANNING FUGUI PRECISION INDUSTRIAL Co.,Ltd. Address before: 518109 Guangdong city of Shenzhen province Baoan District Longhua Town Industrial Zone tabulaeformis tenth East Ring Road No. 2 two Co-patentee before: HON HAI PRECISION INDUSTRY Co.,Ltd. Patentee before: HONG FU JIN PRECISION INDUSTRY (SHENZHEN) Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20191107 Address after: Room 2, west of the second floor, No. 355, Huanbei West Road, Weitang street, Jiashan County, Jiaxing City, Zhejiang Province Patentee after: Jiashan Weitang Asset Management Co.,Ltd. Address before: 530007 the Guangxi Zhuang Autonomous Region, China Hi tech Zone, the headquarters of the headquarters of the road No. 18, China ASEAN enterprise base, phase 5, No. three plant Patentee before: NANNING FUGUI PRECISION INDUSTRIAL Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: BIOS access system and method Effective date of registration: 20210531 Granted publication date: 20161228 Pledgee: Weitang sub branch of Zhejiang Jiashan Rural Commercial Bank Co.,Ltd. Pledgor: Jiashan Weitang Asset Management Co.,Ltd. Registration number: Y2021980004130 |
|
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20231018 Granted publication date: 20161228 Pledgee: Weitang sub branch of Zhejiang Jiashan Rural Commercial Bank Co.,Ltd. Pledgor: Jiashan Weitang Asset Management Co.,Ltd. Registration number: Y2021980004130 |
|
| PC01 | Cancellation of the registration of the contract for pledge of patent right | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: BIOS access system and methods Effective date of registration: 20231127 Granted publication date: 20161228 Pledgee: Weitang sub branch of Zhejiang Jiashan Rural Commercial Bank Co.,Ltd. Pledgor: Jiashan Weitang Asset Management Co.,Ltd. Registration number: Y2023330002807 |
|
| PE01 | Entry into force of the registration of the contract for pledge of patent right |