CN103841349A - Splitter - Google Patents

Splitter Download PDF

Info

Publication number
CN103841349A
CN103841349A CN201310436017.7A CN201310436017A CN103841349A CN 103841349 A CN103841349 A CN 103841349A CN 201310436017 A CN201310436017 A CN 201310436017A CN 103841349 A CN103841349 A CN 103841349A
Authority
CN
China
Prior art keywords
voltage
terminal
amplifier
transistor
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310436017.7A
Other languages
Chinese (zh)
Inventor
黄明运
高东贤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FCI Inc Korea
Original Assignee
FCI Inc Korea
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by FCI Inc Korea filed Critical FCI Inc Korea
Publication of CN103841349A publication Critical patent/CN103841349A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H20/00Arrangements for broadcast or for distribution combined with broadcast
    • H04H20/65Arrangements characterised by transmission systems for broadcast
    • H04H20/76Wired systems
    • H04H20/77Wired systems using carrier waves
    • H04H20/78CATV [Community Antenna Television] systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04HBROADCAST COMMUNICATION
    • H04H60/00Arrangements for broadcast applications with a direct linking to broadcast information or broadcast space-time; Broadcast-related systems
    • H04H60/76Arrangements characterised by transmission systems other than for broadcast, e.g. the Internet
    • H04H60/81Arrangements characterised by transmission systems other than for broadcast, e.g. the Internet characterised by the transmission system itself
    • H04H60/90Wireless transmission systems
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Amplifiers (AREA)

Abstract

The invention relates to a splitter; in one embodiment, the splitter comprises the following elements: a main amplifier used for receiving an input signal; a monitoring amplifier used for receiving a signal split from the input signal; a branch return portion having a protogene transistor. The protogene transistor comprises a leakage electrode terminal connected between the input signal and a drive voltage, a grid electrode terminal connecting grid electrode voltage, and a source electrode terminal connected with an output terminal of the monitoring amplifier; when the monitoring amplifier stops to work, the branch return portion can provide an input signal branch return path, thereby preventing power consumption of the monitoring amplifier; therefore, power consumption under the splitter can be zero.

Description

Part flow arrangement
Technical field
The present invention relates to a kind of part flow arrangement.
Background technology
Part flow arrangement (splitter) is that a kind of by the input signal transmitting by cable, (it is for radio frequency (radio frequency, RF) signal) be split into plural output signal, and carry out assigned unit to plural receiving system, it is used in CATV (Community Antenna Television, CATV) system.
Thereby such part flow arrangement has: the amplifier of main (main) device, it receives the input signal of not shunted, and input signal is amplified to export to the equipment of channel selector (tuner) and so on; And more than one amplifier, it receives the input signal shunted, and in order to carry out PIP(picture-in picture), DVD-R(digital video recorder) or the additional function of this class of cable modem (cable modem) and exporting.
At this, the amplifier that receives the input signal of not shunted is called main amplifier (main amplifying unit), and the more than one amplifier that input signal is inputted is called monitoring amplifier (loop through amplifying unit).
Under such part flow arrangement, the signal that can utilize main amplifier to export televiews, and utilizes the signal that monitoring amplifier is exported to carry out additional function.At this moment,, even in the situation that not using main amplifier, monitoring amplifier also can continue running.
Due to like this, possess box (set-top box) on the machine of part flow arrangement, even if do not teleview down, still maintain usual operate condition for the monitoring amplifier of Additional Services at standby mode (stand-by mode).
Thereby, the problem that causes monitoring amplifier power consumption to increase.
Summary of the invention
Therefore, technical task to be solved by this invention is: the electric power that part flow arrangement is consumed becomes zero (zero).
According to the present invention, part flow arrangement comprises: main amplifier, receives input signal; Monitoring amplifier, receives the signal going out from this input signal shunting; And by-pass portion, there is native transistor; Wherein this native transistor has the drain terminal being connected between this input signal and driving voltage, the gate terminal that is connected grid voltage, and connects the source terminal of the lead-out terminal of this monitoring amplifier.
This driving voltage can have to drive ends magnitude of voltage and the magnitude of voltage that is greater than this driving termination magnitude of voltage.In the time that this driving voltage is ended magnitude of voltage for this driving, this native transistor is unlocked, and when this driving voltage be while being greater than the magnitude of voltage of this driving termination magnitude of voltage, this native transistor is closed.
The voltage threshold of this native transistor can be less than 0V.
This grid voltage can be to be greater than 0V, is less than 3.3V.
Voltage between gate terminal and the source terminal of this native transistor, preferably, is less than the voltage threshold of this native transistor; Voltage between gate terminal and the drain terminal of this native transistor, preferably, is less than this voltage threshold.
This by-pass portion also can comprise: the first capacitor, and one side terminal is connected in this input signal, and another terminal is connected in the drain terminal of this native transistor; And first resistance, one side terminal is connected in this driving voltage, and opposite side connecting terminals is connected to the drain terminal of this native transistor.
This by-pass portion also can comprise: the second capacitor, and one side terminal is connected in this source terminal, and another terminal is connected in the lead-out terminal of this monitoring amplifier; And second resistance, one side terminal is connected in this driving voltage, and opposite side connecting terminals is connected to the source terminal of this native transistor.
This main amplifier, this monitoring amplifier and this by-pass portion form with an integrated circuit (IC) chip.
According to above-mentioned feature, in the time that the running of monitoring amplifier stops, because by-pass portion can provide the path of input signal by-pass, therefore can not cause monitoring amplifier power consumption.
Therefore, the power consumption under this part flow arrangement is zero.
Brief description of the drawings
Fig. 1 shows the calcspar of the part flow arrangement of realizing according to one embodiment of the invention.
Fig. 2 shows the calcspar of the part flow arrangement of realizing according to another embodiment of the present invention.
Embodiment
For making the technical staff in the technical field of the invention with common knowledge implement easily the present invention, hereinafter with reference to accompanying drawing, embodiments of the invention are elaborated.But the present invention can various form embody, be not limited to the embodiment in this explanation.And, for clearly the present invention will be described, in accompanying drawing, omit the part irrelevant with explanation, the similar element numbers that in whole specification, similarly part is used.
Next,, with reference to accompanying drawing, the part flow arrangement of realizing according to one embodiment of the invention is described.
Please refer to Fig. 1, the part flow arrangement of realizing according to one embodiment of the invention has: voltage generating unit (10), it receives input voltage (VDD1) and operates required driving voltage (VDD2) , And exports driving voltage (VDD2) to generate for part flow arrangement; And shunt (20), be applied with the driving voltage (VDD2) that voltage generating unit (10) is exported, and by the input signal receiving by input terminal (Vin) shunting, thereby multiple output signals (Vout1 to Voutn) exported.
Voltage generating unit (10) receives after input voltage (VDD1), generates part flow arrangement and operates required driving voltage (VDD2), then exports.
In the present embodiment, voltage generating unit (10) can be exported driving voltage (VDD2) size that puts on part flow arrangement after changing according to user's operation.
For instance, user utilizes mains switch, when cut-out puts on the power supply of box on the machine that possesses zero electric power part flow arrangement in the embodiment of the present invention (set-top box), voltage generating unit (10) can export one for closing (off) driving voltage (VDD2) to end the magnitude of voltage of shunt (20) running, and for example output has the driving voltage (VDD2) of the driving termination magnitude of voltage of " 0V ".
But, for making on machine box normal operation provide in the situation of power supply to box on machine, voltage generating unit (10) can output one for opening (on) driving voltage (VDD2) so that the magnitude of voltage that shunt (20) operates, for example output has the driving voltage (VDD2) of the driving voltage value of " 3.3V ".Like this, the size of the driving voltage (VDD2) when unlatching the varying in size of driving voltage (VDD2) when closing, the size of the driving voltage (VDD2) when unlatching is greater than the size of driving voltage while closing (VDD2).
In the present embodiment, the size of the size of the driving voltage (VDD2) while closing driving voltage (VDD2) when opening is 0V and two mutual different voltages of 3.3V, but is not limited to this, and magnitude of voltage can have different variations.
Shunt (20) has: multiple amplifiers (21 ~ 2n), and " input signal " that reception is inputted from input terminal (Vin) , And is split into multiple signals, makes it export " output signal " (Vout1 to Voutn) via each lead-out terminal; And by-pass portion (201), its connection multiple amplifiers of what (21 ~ 2n) are arranged in the amplifier (2n) of rearmost position for output " output signal " lead-out terminal (Voutn).
Because an input signal (Vin) is split into multiple signals, therefore multiple amplifiers (21 ~ 2n) have the structure being connected in parallel.
In Fig. 1, directly receiving is not main amplifier by the amplifier of the input signal of shunting (Vin) (21), and all the other (n-1) individual amplifier (22-2n) that is applied with the input signal (Vin) of being shunted is monitoring amplifier.
In the present embodiment, the quantity of monitoring amplifier (22-2n) is multiple, but is not limited to this, can be also one.
In the present embodiment, input signal is likely the RF broadcast singal being sent by transmitter by wireless telecommunications.
Therefore, main amplifier (21) can be channel selector, it processes then output for televiewing to received broadcast singal, and multiple monitoring amplifiers (22-2n) can be in order to realize PIP(picture-in picture) function, DVD-R(digital video recorder) or cable modem (cable modem) etc. and amplifier that signal is shunted.
By-pass portion (201) has: the first capacitor (C1), and one side terminal is connected on the input terminal that input signal (Vin) applies; The first resistance (R1), the driving voltage (VDD2) that voltage generating unit (10) is exported puts on a side terminal of resistance (R1), and the opposite side connecting terminals of capacitor (C1) is connected to the opposite side terminal of resistance (R1); And transistor (Tr1), its drain terminal is connected in the opposite side terminal of resistance (R1), be applied with grid voltage (Vg), and source terminal is connected in the lead-out terminal of amplifier (2n) on gate terminal.
Direct current (DC) composition that capacitor (C1) comprises for blocking the input signal (Vin) of by-pass portion (201).
Resistance (R1) is for having prevented the destruction of impedance balance between the coupling input impedance (impedance) of amplifier (21 ~ 2n) of (matching) and the input impedance of by-pass portion (201).Resistance (R1) can have compared with the large resistance value of amplifier (21 ~ 2n) input impedance, be high impedance (high impedance), in other words, it is approximately the resistance value of 10 to 200 times of amplifier (21 ~ 2n) input impedance that resistance (R1) has, and the size of for example resistance (R1) can be 10k Ω to 200k Ω.
Transistor (Tr1) is MOS transistor (metal oxide silicon transistor), and for thering is the native transistor (native transistor) of the voltage threshold (Vth) that is less than 0V.In the present embodiment, as an example, can be greater than-200mV(=-0.2V of voltage threshold (Vth)) and be less than 0V.Such native transistor, can create without increasing light shield (mask) quantity general manufacture on transistorized basic technology, therefore manufactures this native transistor and can not produce extra light shield expense.
Generally, want to open (on) transistor (Tr1), the voltage (Vgs) between gate terminal and source terminal must be greater than voltage threshold (Vth).
On the contrary, close (off) transistor (Tr1) if want, voltage (Vgs) between gate terminal and source terminal should be less than voltage threshold (Vth), and voltage (Vgd) between gate terminal and drain terminal also should be less than voltage threshold (Vth).
Generally, as long as the voltage (Vgs) between transistorized gate terminal and source terminal satisfies condition, but in side circuit, the differentiation between drain terminal and source terminal is that the voltage swing by putting on two terminals decides.Therefore,, the in the situation that of the present embodiment, except gate terminal, in transistorized two-terminal, apply the terminal of larger voltage as drain terminal, and the terminal that applies small voltage is as source terminal.
In the present embodiment, driving voltage (VDD2) is in the time of opening, and the bias voltage of transistor (Tr1) (bias voltage) should be the voltage for closing transistor (Tr1).Therefore, as previously mentioned, voltage (Vgs) between gate terminal and source terminal should be less than voltage threshold (Vth) (Vgs < Vth), and voltage (Vgd) between gate terminal and drain terminal also should be less than voltage threshold (Vth) (Vgd < Vth).
Wherein, the voltage (Vg) of transistor (Tr1) gate terminal depends on the voltage (Vd) of drain terminal the voltage being formed by driving voltage (VDD2), to meet the required condition of transistor (Tr) of closing, the voltage that meets above-mentioned two conditions puts on respectively gate terminal and drain terminal, the source terminal of transistor (Tr1) is for the output signal that input signal generated shunted is by by-pass place, therefore use the output voltage of monitoring amplifier (2n) to correct the bias voltage of transistor (Tr1).
Therefore,, in the time that driving voltage (VDD2) is opening, transistor (Tr1) becomes closed condition.
On the other hand, driving voltage (VDD2) is lower output while driving termination magnitude of voltage to be the voltage of " 0V " in off position, the driving voltage (VDD2) that puts on shunt (20) becomes " 0V ", thereby multiple amplifiers (21 ~ 2n) become non-operating state, and the output signal (Vout1 to Voutn) that multiple amplifiers (21 ~ 2n) are exported respectively becomes " 0V ", grid voltage (Vg) also becomes " 0V ".Therefore, the voltage between gate terminal and source terminal (Vgs) becomes 0V.
With non-protogenous transistor, the transistor that general voltage threshold is 0.4V to 0.8V, because its voltage threshold is greater than the voltage (Vgs) between gate terminal and source terminal, therefore the transistor of this class can not be unlocked in this case.
But, the in the situation that of the present embodiment, transistor (Tr1) is for voltage threshold (Vth) the be for example greater than-0.2V that is less than 0V(and be less than 0V) native transistor, therefore between gate terminal and source terminal, voltage (Vgs) is a value larger than voltage threshold (Vth) for " 0V ", and therefore transistor (Tr1) can be unlocked.Thereby, even if the driving voltage applying (VDD2) is the driving termination magnitude of voltage for ending shunt (20) running, also transistor (Tr1) can be connected to (turn-on).
Thereby in the time that driving voltage (VDD2) is closed condition, transistor (Tr1) is opening.
So, the in the situation that of the present embodiment, because the source terminal of transistor (Tr1) is connected in the lead-out terminal of amplifier (2n), therefore whether transistor (Tr1) is connected and is depended on " output signal " that amplifier (2n) lead-out terminal exports state (Voutn).As previously mentioned, the in the situation that of the present embodiment, whether amplifier (2n) operates is that size according to driving voltage (VDD2) is determined, therefore the unlatching of transistor (Tr1) or closing motion are to decide according to the size of driving voltage (VDD2), and whether applying of driving voltage value (for example 3.3V) decided.
The unlatching of transistor (Tr1) or closed condition determined input signal (Vin) in when output whether by by-pass portion (201).Therefore, as previously mentioned, according to unlatching or the closed condition of driving voltage (VDD2), input signal (Vin) is shunted then exports lead-out terminal to by amplifier (2n), also or by by-pass portion (201) exports lead-out terminal to.
The operation according to the part flow arrangement of embodiment of the present invention realization with said structure is as follows.
For operating process is described, suppose that the voltage threshold of transistor (Tr1) is-0.2V, grid voltage (Vg) is 0V, and drain voltage (Vd) is 3.3V.And and, according to the operation of voltage generating unit (10), the driving voltage value of hypothesis driven voltage (VDD2) in the time of opening is 3.3V, and driving voltage (VDD2) is in off position time, driving and ending magnitude of voltage is 0V, situation describes for example according to this.
First, in the time that the driving voltage (VDD2) of driving voltage value with 3.3V is put on shunt (20) by voltage generating unit (10), in shunt (20), multiple amplifiers (21 ~ 2n) operate required driving voltage (VDD2) and are applied in, so make multiple amplifiers (21 ~ 2n) become operating state.
In this state, along with amplifier (2n) operates, output signal (Voutn) voltage of a size suitable that the lead-out terminal of amplifier (2n) is exported, and it is on the occasion of (+).
For instance, in the time that the voltage of output signal (Voutn) output is 1V, can make (Vg-Vs) ﹤-1V and (Vg-Vd)=-3.3 V, both of these case has all met the voltage threshold that is less than-0.2 V at a condition.
Because the voltage (Vgd) between the voltage between gate terminal and source terminal (Vgs) and gate terminal and drain terminal is all less than voltage threshold (Vth), thereby transistor (Tr1) becomes closed condition, and therefore by-pass portion (201) also becomes closed condition.
Therefore, the by-pass path of input signal (Vin) can't be by by-pass portion (201), but form via monitoring amplifier (Voutn).
Like this, shunt (20) is under the state of normal operation, the namely opening of the state of driving voltage (VDD2) for making shunt (20) operate, the by-pass path of input signal (Vin) is to form via the amplifier (2n) in running.
But, when the driving termination magnitude of voltage that voltage generating unit (20) is 0V by driving voltage (VDD2) puts on shunt (20), because do not apply multiple amplifiers (21 ~ 2n) in shunt (20) and operate the driving voltage (VDD2) of required size, so multiple amplifier (21-2n) becomes non-operating state.
Like this, because amplifier (2n) decommissions, signal (Voutn) size that amplifier (2n) is exported becomes 0V, grid voltage (Vg) also to set point without relevant, become " 0 ".Therefore, the electric power (P) that amplifier (2n) consumes be 0 mW(, P=V × I=0 × I).
Thereby the voltage (Vgd) between voltage (Vgs) and gate terminal and drain terminal between gate terminal and source terminal becomes 0V, therefore becomes the value of the voltage threshold (Vth) that is greater than-0.2 V.Thus, for example, even without the driving voltage (VDD2) that applies the required size of shunt (20) normal operation (3.3V), transistor (Tr1) also can become opening, and by-pass portion (201) therefore becomes opening.
Like this, in the time that multiple amplifiers (21 ~ 2n) are non-operating state, because amplifier (2n) quits work, therefore input signal (Vin) can not exported " output signal " via amplifier (2n), but the signal of being shunted is exported with the by-pass portion (201) by maintaining opening.
In the situation that the running of main amplifier (21) and monitoring amplifier (22 ~ 2n) all stops (, under non-operating state), utilize the signal (Voutn) of exporting in the time that monitoring amplifier (2n) is closed that the transistor of by-pass portion (201) (Tr1) is opened, thereby input signal (Vin) is to be bypassed by by-pass portion (201) separately, instead of by monitoring amplifier (2n).
Thereby, owing to need to not leading in order to provide the by-pass path of input signal (Vin) to maintain amplifier (2n) ring, therefore the electric power that monitoring amplifier (2n) consumes is " 0 mW ", therefore without the by-pass for input signal (Vin), and make monitoring amplifier (2n) carry out the running irrelevant with self and power consumption.
As previously mentioned, adopting capacitor (C1) is the flip-flop that puts on by-pass portion (201) in order to cut off, and is in order to realize high impedance (high impedance) and adopt resistance (R1).
To be realized by an integrated circuit (IC) chip (integrated chip) according to the part flow arrangement of the present embodiment, therefore can reduce cost.
Next, please refer to Fig. 2, below will to according to another embodiment of the present invention realize part flow arrangement describe.
Compared to Figure 1, the part flow arrangement shown in Fig. 2, except the by-pass portion (201a) of shunt (20a), has the structure identical with the part flow arrangement of Fig. 1.Thereby description is omitted to have given the element numbers , And identical with Fig. 1 to the element of execution identical function.
Please refer to Fig. 2, the by-pass portion (201a) of shunt (20a) comprising: the capacitor (C1) that connects input signal (Vin), be connected in the resistance (R1) between driving voltage (VDD2) and capacitor (C1), and be connected in the transistor (Tr1) between resistance (R1) and grid voltage (Vg), and comprise: be connected in the resistance (the second resistance R 2) between driving voltage (VDD2) and the source terminal of transistor (Tr1), and be connected in the capacitor (the second capacitor C2) between the source terminal of transistor (Tr1) and the lead-out terminal of amplifier (2n).
At this moment, resistance (R2) is same with resistance (R1) in Fig. 1 is the destruction of impedance balance between the input impedance of the amplifier (21 ~ 2n) for having prevented coupling and the input impedance of by-pass portion (201a), and has the resistance value identical with resistance (R1).
And capacitor (C2) is also similar with the capacitor (C1) of Fig. 1, be the contained flip-flop of output signal (Voutn) for cutting off by-pass portion (201a).
Therefore,, in Fig. 1, for the source voltage of transistor (Tr1) is defined, must design according to the DC voltage of amplifier (2n).But, the in the situation that of Fig. 2, the DC voltage that utilizes capacitor (C2) to cut off amplifier (2n), and the voltage (VDD2) that makes to put on resistance (R2) and the voltage in drain electrode to apply situation identical, make the unlatching (On) of transistor (Tr) and close (Off) condition not to be limited to the DC voltage of amplifier (2n), but control independently, thereby being become, the design of by-pass portion (201a) is more prone to.
Above, embodiments of the invention have been described in detail, but interest field of the present invention is not limited to this, basic conception of the present invention is defined in appended claim, in the scope of authority that the various distortion that the same trade is done according to the present invention and improvement are all defined in the present invention.

Claims (8)

1. a part flow arrangement, is characterized in that, comprising:
Main amplifier, receives input signal;
Monitoring amplifier, receives the signal going out from this input signal shunting; And
By-pass portion, has native transistor;
Wherein this native transistor has the drain terminal being connected between this input signal and driving voltage, the gate terminal that is connected grid voltage, and connects the source terminal of the lead-out terminal of this monitoring amplifier.
2. part flow arrangement according to claim 1, is characterized in that:
This driving voltage has to drive ends magnitude of voltage and the magnitude of voltage that is greater than this driving termination magnitude of voltage;
Wherein, in the time that this driving voltage is ended magnitude of voltage for this driving, this native transistor is unlocked, and when this driving voltage be while being greater than the magnitude of voltage of this driving termination magnitude of voltage, this native transistor is closed.
3. part flow arrangement according to claim 1, is characterized in that: the voltage threshold of this native transistor is less than 0V.
4. part flow arrangement according to claim 3, is characterized in that: this grid voltage is greater than 0V, is less than 3.3V.
5. part flow arrangement according to claim 1, it is characterized in that: the voltage between gate terminal and the source terminal of this native transistor is less than the voltage threshold of this native transistor, the voltage between gate terminal and the drain terminal of this native transistor is also less than this voltage threshold.
6. part flow arrangement according to claim 1, is characterized in that, this by-pass portion also comprises:
The first capacitor, one side terminal is connected in this input signal, and another terminal is connected in the drain terminal of this native transistor; And
The first resistance, one side terminal is connected in this driving voltage, and opposite side connecting terminals is connected to the drain terminal of this native transistor.
7. part flow arrangement according to claim 6, is characterized in that, this by-pass portion also comprises:
The second capacitor, one side terminal is connected in this source terminal, and another terminal is connected in the lead-out terminal of this monitoring amplifier; And
The second resistance, one side terminal is connected in this driving voltage, and opposite side connecting terminals is connected to the source terminal of this native transistor.
8. part flow arrangement according to claim 1, is characterized in that: this main amplifier, this monitoring amplifier and this by-pass portion are made up of an integrated circuit (IC) chip.
CN201310436017.7A 2012-11-21 2013-09-24 Splitter Pending CN103841349A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2012-0132084 2012-11-21
KR1020120132084A KR101433027B1 (en) 2012-11-21 2012-11-21 Splitter

Publications (1)

Publication Number Publication Date
CN103841349A true CN103841349A (en) 2014-06-04

Family

ID=50804443

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310436017.7A Pending CN103841349A (en) 2012-11-21 2013-09-24 Splitter

Country Status (3)

Country Link
KR (1) KR101433027B1 (en)
CN (1) CN103841349A (en)
TW (1) TWI501640B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102253137B1 (en) 2018-11-28 2021-05-17 대한민국 Composition for anti-inflammation comprising extract of mealworm containing ginsenoside Re

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6646508B1 (en) * 1996-12-30 2003-11-11 Anthony T. Barbetta Wide bandwidth, current sharing, MOSFET audio power amplifier with multiple feedback loops
US6657491B2 (en) * 2001-08-15 2003-12-02 Broadcom Corporation System and method for activating gain stages in an amplification module
US7187237B1 (en) * 2002-10-08 2007-03-06 Impinj, Inc. Use of analog-valued floating-gate transistors for parallel and serial signal processing
KR100703078B1 (en) * 2005-06-20 2007-04-06 삼성전기주식회사 Bidirection receiver for cable broadcating
EP2308172B1 (en) * 2008-06-13 2014-10-15 Nxp B.V. Rf switch for an rf splitter
KR20110012808A (en) * 2009-07-31 2011-02-09 삼성전기주식회사 Broadcast reciever performing loop-through without power supply
US9397720B2 (en) * 2009-12-10 2016-07-19 Mediatek Inc. Method and system for integrating transmit switch functionality in a WLAN radio transceiver
KR101770200B1 (en) * 2010-07-19 2017-08-22 엘지전자 주식회사 Apparatus and method for enhancing reception performance of broadcasting signal

Also Published As

Publication number Publication date
KR20140065051A (en) 2014-05-29
KR101433027B1 (en) 2014-09-22
TWI501640B (en) 2015-09-21
TW201421992A (en) 2014-06-01

Similar Documents

Publication Publication Date Title
US6686772B2 (en) Voltage mode differential driver and method
US7061299B2 (en) Bidirectional level shifter
US6614283B1 (en) Voltage level shifter
EP2308172B1 (en) Rf switch for an rf splitter
CN101336561A (en) Control circuitry for providing an interface between connectable terminal and peripheral device circuitry
US8519771B1 (en) Methods and apparatus for receiving high and low voltage signals using a low supply voltage technology
WO2020237632A1 (en) Driving circuit, digital logic circuit, and related apparatus
US6104229A (en) High voltage tolerable input buffer and method for operating same
US7403046B2 (en) Sample-and-hold circuits
US6496054B1 (en) Control signal generator for an overvoltage-tolerant interface circuit on a low voltage process
CN103841349A (en) Splitter
US7285992B1 (en) Amplifier with charge-pump generated local supplies
US20090167369A1 (en) Lvds output driver
US8976496B2 (en) Electrostatic discharge blocking circuits
US6535017B1 (en) CMOS ECL input buffer
KR20090035536A (en) Circuit and method for power management
CN104218931A (en) Switch, radio-frequency chip and single board
US7034568B2 (en) Logic circuit
US8008962B2 (en) Interface circuit for bridging voltage domains
CN109309494A (en) Reconfigurable interconnection point
US7046493B2 (en) Input/output buffer protection circuit
US20230064471A1 (en) Power switch
CN210984244U (en) L CD screen level conversion isolation circuit
CN108632654B (en) Signal switching circuit and front-end circuit
TW478245B (en) An output-level circuit with noise immunity

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20140604