CN103729519A - Method for selecting and processing coverage solution logic function containing items based on minterm - Google Patents
Method for selecting and processing coverage solution logic function containing items based on minterm Download PDFInfo
- Publication number
- CN103729519A CN103729519A CN201410018856.1A CN201410018856A CN103729519A CN 103729519 A CN103729519 A CN 103729519A CN 201410018856 A CN201410018856 A CN 201410018856A CN 103729519 A CN103729519 A CN 103729519A
- Authority
- CN
- China
- Prior art keywords
- implicant
- matrix
- covered
- minimum
- covering
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title abstract description 12
- 238000012545 processing Methods 0.000 title abstract description 6
- 239000011159 matrix material Substances 0.000 claims abstract description 37
- 239000013598 vector Substances 0.000 claims description 20
- 238000012217 deletion Methods 0.000 claims description 3
- 230000037430 deletion Effects 0.000 claims description 3
- 238000010187 selection method Methods 0.000 claims description 3
- 238000003672 processing method Methods 0.000 claims 1
- 238000005457 optimization Methods 0.000 abstract description 14
- 238000010586 diagram Methods 0.000 description 7
- 230000014509 gene expression Effects 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 2
- 238000011960 computer-aided design Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Images
Landscapes
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
Description
技术领域technical field
本发明涉及一种基于最小项的覆盖求解逻辑函数蕴含项的选取处理方法。The invention relates to a method for selecting and processing implication items of logical function covering and solving based on minimum items.
背景技术Background technique
逻辑优化是数字电路自动设计的基础,数字电路计算机辅助设计(Computer Aided Design,CAD)系统的发展对计算机科学的诸多领域都有深远的影响,对高速度、高集成度、高复杂度和高可靠性电路的需求越来越迫切。在国际上,逻辑优化的问题是计算机科学及相关领域的研究热点。逻辑优化是集成电路逻辑综合的关键技术,求基于某一优化目标的最优逻辑优化的问题已被证明是NP难题。目前有多种方法可以实现逻辑函数优化,一般采用寻求近似优化的方法。集成电路逻辑优化的关键技术是:①使逻辑优化结果中不同“与”项(AND)表达式总数最少,即减少“与”门个数;②减少“与”项表达式中所含变量的总数,即使“与”门电路输入端个数最少;③寻求逻辑优化的形式化表示方法。Logic optimization is the basis of automatic digital circuit design. The development of digital circuit computer aided design (Computer Aided Design, CAD) system has a profound impact on many fields of computer science. The need for reliability circuits is becoming more and more urgent. Internationally, the problem of logic optimization is a research hotspot in computer science and related fields. Logic optimization is the key technology of integrated circuit logic synthesis, and the problem of finding the optimal logic optimization based on a certain optimization goal has been proved to be NP-hard. At present, there are many ways to realize the optimization of the logic function, and the method of seeking approximate optimization is generally adopted. The key technology of integrated circuit logic optimization is: ① Make the total number of different "AND" expressions in the logic optimization results the least, that is, reduce the number of "AND" gates; ② reduce the number of variables contained in the "AND" expression The total number, even if the number of input terminals of the "AND" gate circuit is the least; ③ seek a formal representation method for logic optimization.
发明内容Contents of the invention
本发明的目的在于提供一种简便、效果好的一个基于最小项的覆盖求解逻辑函数蕴含项的选取处理方法。The purpose of the present invention is to provide a simple and effective method for selecting and processing the implication items of logic function covering solution based on minimum items.
本发明的技术解决方案是:Technical solution of the present invention is:
一个基于最小项的覆盖求解逻辑函数蕴含项的选取处理方法,其特征是:包括下列步骤:A method for selecting and processing the implication of logical function based on covering and solving logic function based on minimum term is characterized in that it includes the following steps:
(一)覆盖求解。计算输出矩阵覆盖,求解以最小项形式出现的矩阵其输出覆盖矩阵(或矩阵覆盖)的蕴涵项。要求找出所有真值4的导通集覆盖的蕴涵项。(1) Overlay solution. Computes the output matrix cover, solving for the implicant of the output cover matrix (or matrix cover) of a matrix in the form of a minimum term. It is required to find the implicants covered by the conduction sets of all
(1)覆盖的蕴涵项选取规则(1) Selection rules for covered implicants
通过逐步搜索最多数目的真值4覆盖的最多矩阵行数为构成最优覆盖标准。The maximum number of matrix rows covered by stepwise searching for the maximum number of
(2)覆盖的蕴涵项选取方法(2) Selection method of covered implicants
第一步,选取最小项形式矩阵中包含真值4个数最多的行,将其作为产生覆盖的蕴涵项的主要部分。第二步,在此基础上选取包含真值4的个数最多其覆盖行数最多的覆盖矢量作为新选取的覆盖的蕴涵项,相同真值4的个数的不同蕴涵项需分别选取。第三步,对新选取的蕴涵项其覆盖的行进行覆盖(covered)标记,并对覆盖行中的4进行假删除标记改为3,第四步,重复第一步,直至最小项形式矩阵中不包含4为止。In the first step, select the row containing the most 4 truth values in the minimum term form matrix, and use it as the main part of the implicants to generate coverage. In the second step, on this basis, the covering vector with the largest number of truth-value 4s and the largest number of covered rows is selected as the implicants of the newly selected coverage, and different implicants with the same number of truth-value 4s need to be selected separately. The third step is to mark the covered row of the newly selected implicant, and change the 4 in the covered row to a false deletion mark to 3. The fourth step is to repeat the first step until the minimum
(二)蕴涵项求解。根据选取的蕴涵项集合,计算得出各蕴涵项所包含的最小项超集。最小项超集为蕴涵项所覆盖的行的最小项(输入变量的数据表达式)集合。(三)扩展:对各蕴涵项所包含的最小项超集进行相邻项合并,将0和1扩展成2,形成最小蕴涵项。(2) Solve the implicants. According to the selected implicant set, the minimum term superset contained in each implicant is calculated. A minterm superset is the minterm (data expression of the input variables) set of rows covered by the implicant. (3) Expansion: Merge the adjacent items of the minimum superset contained in each implicant, expand 0 and 1 into 2, and form the minimum implicant.
本发明通过逐步搜索最多数目的真值4构成矩阵覆盖以构造最佳优化选取算法,通过在输出矩阵中求解矩阵覆盖所有真值4以找出导通集的覆盖,进而产生具备覆盖性质的蕴涵项。本发明方法简便,提高了逻辑函数优化的效率和准确性。The present invention constructs the optimal optimization selection algorithm by gradually searching the most number of
附图说明Description of drawings
下面结合附图和实施例对本发明作进一步说明。The present invention will be further described below in conjunction with drawings and embodiments.
图1是输出矩阵的覆盖示意图。Figure 1 is a schematic diagram of the coverage of the output matrix.
图2是蕴涵项输出覆盖矢量m1的最小项超集示意图。Fig. 2 is a schematic diagram of the minimum term superset of the implicant output coverage vector m1.
图3是蕴涵项输出覆盖矢量m2的最小项超集示意图。Fig. 3 is a schematic diagram of the minimum term superset of the implicant output coverage vector m2.
图4是蕴涵项输出覆盖矢量m3的最小项超集示意图。Fig. 4 is a schematic diagram of the minimum term superset of the implicant output coverage vector m3.
图5是蕴涵项输出覆盖矢量m4的最小项超集示意图。Fig. 5 is a schematic diagram of the minimum term superset of the implicant output coverage vector m4.
图6是m1的扩展示意图。Fig. 6 is an expanded schematic diagram of m1.
图7是最小蕴涵项示意图。Figure 7 is a schematic diagram of the minimum implicant.
具体实施方式Detailed ways
一个基于最小项的覆盖求解逻辑函数蕴含项的选取处理方法,包括下列步骤:A method for selecting and processing the implication of logic function based on covering and solving logic function based on minimum term includes the following steps:
(一)覆盖求解。计算输出矩阵覆盖,求解以最小项形式出现的矩阵其输出覆盖矩阵(或矩阵覆盖)的蕴涵项。要求找出所有真值4的导通集覆盖的蕴涵项。(1) Overlay solution. Computes the output matrix cover, solving for the implicant of the output cover matrix (or matrix cover) of a matrix in the form of a minimum term. It is required to find the implicants covered by the conduction sets of all
(1)覆盖的蕴涵项选取规则(1) Selection rules for covered implicants
通过逐步搜索最多数目的真值4覆盖的最多矩阵行数为构成最优覆盖标准。The maximum number of matrix rows covered by stepwise searching for the maximum number of
(2)覆盖的蕴涵项选取方法(2) Selection method of covered implicants
第一步,选取最小项形式矩阵中包含真值4个数最多的行,将其作为产生覆盖的蕴涵项的主要部分。第二步,在此基础上选取包含真值4的个数最多其覆盖行数最多的覆盖矢量作为新选取的覆盖的蕴涵项,相同真值4的个数的不同蕴涵项需分别选取。第三步,对新选取的蕴涵项其覆盖的行进行覆盖(covered)标记,并对覆盖行中的4进行假删除标记改为3,第四步,重复第一步,直至最小项形式矩阵中不包含4为止。In the first step, select the row containing the most 4 truth values in the minimum term form matrix, and use it as the main part of the implicants to generate coverage. In the second step, on this basis, the covering vector with the largest number of truth-value 4s and the largest number of covered rows is selected as the implicants of the newly selected coverage, and different implicants with the same number of truth-value 4s need to be selected separately. The third step is to mark the covered row of the newly selected implicant, and change the 4 in the covered row to a false deletion mark to 3. The fourth step is to repeat the first step until the minimum
(二)蕴涵项求解。根据选取的蕴涵项集合,计算得出各蕴涵项所包含的最小项超集。最小项超集为蕴涵项所覆盖的行的最小项(输入变量的数据表达式)集合。(三)扩展:对各蕴涵项所包含的最小项超集进行相邻项合并,将0和1扩展成2,形成最小蕴涵项。(2) Solve the implicants. According to the selected implicant set, the minimum term superset contained in each implicant is calculated. A minterm superset is the minterm (data expression of the input variables) set of rows covered by the implicant. (3) Expansion: Merge the adjacent items of the minimum superset contained in each implicant, expand 0 and 1 into 2, and form the minimum implicant.
实例解析:Example analysis:
例1:给出一个多输入输出逻辑函数积项矩阵表达如下。Example 1: Given a multi-input and output logic function product term matrix is expressed as follows.
根据最小项形式矩阵表达要求可转化成如下形式:According to the minimum term form matrix expression requirements can be transformed into the following form:
例2:给出一个多输入输出逻辑函数最小项矩阵表达如下。Example 2: Given a multi-input and output logic function, the minimum term matrix is expressed as follows.
首先通过在输出矩阵中求解矩阵覆盖所有真值4以找出导通集的覆盖,进而产生具备覆盖性质的蕴涵项。输出矩阵的覆盖形式如图1所示。Firstly, the cover of the conduction set is found by solving the matrix covering all
覆盖蕴涵项选取:Override implicant selection:
该函数相应的输出矩阵包含5个输出变量、7个相关项。在输出矩阵中,选取m1、m2、m3、m4为蕴涵项为输出覆盖矢量,m1—m4覆盖了所有输出的真值4。如m1覆盖了矢量②、⑤和⑦的第四、第五个输出变量,m2覆盖了矢量⑥和⑦的第二、第三个输出变量,m3覆盖了矢量①和⑤的第一、第三个输出变量,m4覆盖了矢量②和③的第一个输出变量。The corresponding output matrix of this function contains 5 output variables and 7 related items. In the output matrix, select m1, m2, m3, m4 as the implicants as the output covering vector, and m1-m4 cover all the
蕴涵项求解:The implicants are solved:
当覆盖蕴涵项输出覆盖矢量产生后,根据输出覆盖矢量找出相应的蕴涵项,形成最小项超集。When the covering implicant output covering vector is generated, the corresponding implicant is found out according to the output covering vector to form the minimum term superset.
m1项覆盖了矢量②、⑤、⑦(见图2)。在输入矩阵中,蕴涵项输出覆盖矢量m1的候选项必定包含最小项②、⑤、⑦的超集,则蕴涵项输出覆盖矢量的最小项超集为图2所示。The m1 term covers the
蕴涵项输出覆盖矢量m2、m3、m4的最小项超集分别为如图3、图4、图5所示。The minimal item supersets of the implicant output coverage vectors m2, m3, and m4 are shown in Figure 3, Figure 4, and Figure 5, respectively.
扩展:对各蕴涵项所包含的最小项超集进行相邻项合并,并将非同构的0和1扩展成2,形成最小蕴涵项。Expansion: Merge the adjacent items of the minimum superset contained in each implicant, and expand the non-isomorphic 0 and 1 into 2 to form the minimum implicant.
输出覆盖矢量m1的最小项超集扩展结果如图6所示。The results of the min-item superset expansion of the output coverage vector m1 are shown in Fig. 6.
同理,我们可以计算出m2—m4的扩展结果。合并m1—m4的扩展结果,得出逻辑函数优化最小蕴涵项结果如图7所示。Similarly, we can calculate the extended result of m2—m4. Combining the extended results of m1-m4, the result of logic function optimization minimum implicant is obtained, as shown in Figure 7.
备注说明:instruction manual:
在集合或矩阵中出现的数字0-5的解释Interpretation of numbers 0-5 appearing in sets or matrices
0-输入变量补(反)码出现,1-输入变量源码出现,2-该输入变量不出现,0-input variable complement (reverse) code appears, 1-input variable source code appears, 2-input variable does not appear,
3-输出函数中积项不出现,4-输出函数中积项出现,5-输出函数中积项为无关项。3-The product term does not appear in the output function, 4-The product term appears in the output function, 5-The product term in the output function is an irrelevant item.
1、逻辑函数的矩阵表示法1. Matrix representation of logic functions
设F为一个多输出函数,含有n个输入变量和m个输出变量,P为给定的积项集合。设pk∈P的矢量形式为Let F be a multi-output function, which contains n input variables and m output variables, and P is a given set of product terms. Let the vector form of p k ∈ P be
其中为输入部,为输出部分。in for the input section, for the output part.
输入部分的表示法,即0表示变量之补,1表示原变量,2表示变量不在积项中出现。输出部分定义如下:若积项pk不属于函数ft,为3,否则为4。若积项pk为无关项,则为5。两个部分合起来为下式:The notation of the input part, that is, 0 means the complement of the variable, 1 means the original variable, and 2 means the variable does not appear in the product term. The output part is defined as follows: if the product term p k does not belong to the function f t , is 3, otherwise for 4. If the product term p k is irrelevant, then for 5. The two parts together form the following formula:
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410018856.1A CN103729519A (en) | 2014-01-16 | 2014-01-16 | Method for selecting and processing coverage solution logic function containing items based on minterm |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410018856.1A CN103729519A (en) | 2014-01-16 | 2014-01-16 | Method for selecting and processing coverage solution logic function containing items based on minterm |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103729519A true CN103729519A (en) | 2014-04-16 |
Family
ID=50453593
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410018856.1A Pending CN103729519A (en) | 2014-01-16 | 2014-01-16 | Method for selecting and processing coverage solution logic function containing items based on minterm |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103729519A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105447241A (en) * | 2015-11-16 | 2016-03-30 | 浙江万里学院 | ESOP minimization method for logic function |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5748490A (en) * | 1995-10-26 | 1998-05-05 | Motorola, Inc. | Low power logic minimization for electrical circuits |
CN103034758A (en) * | 2012-12-07 | 2013-04-10 | 南通大学 | Logic optimizing and parallel processing method of integrated circuit |
-
2014
- 2014-01-16 CN CN201410018856.1A patent/CN103729519A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5748490A (en) * | 1995-10-26 | 1998-05-05 | Motorola, Inc. | Low power logic minimization for electrical circuits |
CN103034758A (en) * | 2012-12-07 | 2013-04-10 | 南通大学 | Logic optimizing and parallel processing method of integrated circuit |
Non-Patent Citations (2)
Title |
---|
JIANLIN QIU等: "A New Logic Optimization Algorithm of Multi-valued Logic Function Based on Two-valued Logic", 《APPLIED MECHANICS AND MATERIALS》, 31 October 2011 (2011-10-31) * |
LI FEN等: "Research on Technology of Mini-terms Optimization for Logic Function", 《WORLD CONGRESS ON SOFTWARE ENGINEERING》, vol. 2, 21 May 2009 (2009-05-21) * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105447241A (en) * | 2015-11-16 | 2016-03-30 | 浙江万里学院 | ESOP minimization method for logic function |
CN105447241B (en) * | 2015-11-16 | 2018-03-09 | 浙江万里学院 | A kind of ESOP of logical function of Digital Logical Circuits minimizes method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Shao et al. | Attribute reduction in generalized one-sided formal contexts | |
Brown | The massless higher-loop two-point function | |
Cirac et al. | Robustness in projected entangled pair states | |
US20170177750A1 (en) | Majority Logic Synthesis | |
Lopera et al. | Applying GNNs to timing estimation at RTL | |
Grady et al. | Synthesizable heterogeneous FPGA fabrics | |
CN102185606B (en) | Method for reducing area of digital logic circuit | |
CN107506484A (en) | Operation/maintenance data related auditing method, system, equipment and storage medium | |
Su et al. | A novel heuristic search method for two-level approximate logic synthesis | |
Chaudhury et al. | Algorithmic optimization of BDDs and performance evaluation for multi-level logic circuits with area and power trade-offs | |
CN103729519A (en) | Method for selecting and processing coverage solution logic function containing items based on minterm | |
CN104301089A (en) | Method for determining affine equivalence of two Boolean functions of arbitrary variables | |
Sturm | Superlinear convergence of an algorithm for monotone linear complementarity problems, when no strictly complementary solution exists | |
CN103745061A (en) | Processing method of multi-input and multi-output logic function optimization system based on minimum terms | |
Ronak et al. | Efficient mapping of mathematical expressions into DSP blocks | |
Roy et al. | Minimization algorithm for multiple input to two input variables | |
Keren | Reduction of average path length in binary decision diagrams by spectral methods | |
Vasilyev et al. | The simulated annealing based logical resynthesis method for LUT-based FPGAs | |
Amagasaki et al. | SLM: A scalable logic module architecture with less configuration memory | |
Hien et al. | Technology mapping for cryogenic CMOS circuits | |
Okamoto et al. | COGRE: A configuration memory reduced reconfigurable logic cell architecture for area minimization | |
CN103714258B (en) | A kind of two-valued function function rapid Optimum processing method | |
Uehara et al. | Multi-level control of fuzzy-constraint propagation in inference based on α-cuts and generalized mean | |
Helwa et al. | On the construction of in-block controllable covers of nonlinear systems on polytopes | |
Bartha | Quantum turing automata |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140416 |