CN103714258A - Two-valued logic function quick optimization processing method - Google Patents
Two-valued logic function quick optimization processing method Download PDFInfo
- Publication number
- CN103714258A CN103714258A CN201410005741.9A CN201410005741A CN103714258A CN 103714258 A CN103714258 A CN 103714258A CN 201410005741 A CN201410005741 A CN 201410005741A CN 103714258 A CN103714258 A CN 103714258A
- Authority
- CN
- China
- Prior art keywords
- cover
- item
- designated
- redundancy
- irredundant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005457 optimization Methods 0.000 title claims abstract description 23
- 238000003672 processing method Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 claims abstract description 17
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 13
- 238000012217 deletion Methods 0.000 claims description 28
- 230000037430 deletion Effects 0.000 claims description 28
- 239000000463 material Substances 0.000 claims description 16
- 238000004364 calculation method Methods 0.000 claims description 3
- 238000007634 remodeling Methods 0.000 abstract description 2
- 230000000295 complement effect Effects 0.000 abstract 1
- 239000011159 matrix material Substances 0.000 description 7
- 238000011960 computer-aided design Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Images
Landscapes
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
Description
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410005741.9A CN103714258B (en) | 2014-01-07 | 2014-01-07 | A kind of two-valued function function rapid Optimum processing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410005741.9A CN103714258B (en) | 2014-01-07 | 2014-01-07 | A kind of two-valued function function rapid Optimum processing method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103714258A true CN103714258A (en) | 2014-04-09 |
CN103714258B CN103714258B (en) | 2016-08-17 |
Family
ID=50407224
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410005741.9A Active CN103714258B (en) | 2014-01-07 | 2014-01-07 | A kind of two-valued function function rapid Optimum processing method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103714258B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105447241A (en) * | 2015-11-16 | 2016-03-30 | 浙江万里学院 | ESOP minimization method for logic function |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103034758A (en) * | 2012-12-07 | 2013-04-10 | 南通大学 | Logic optimizing and parallel processing method of integrated circuit |
-
2014
- 2014-01-07 CN CN201410005741.9A patent/CN103714258B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103034758A (en) * | 2012-12-07 | 2013-04-10 | 南通大学 | Logic optimizing and parallel processing method of integrated circuit |
Non-Patent Citations (4)
Title |
---|
邱建林等: "一种基于积项扩展的大变量多输出逻辑优化算法的设计与实现", 《江南大学学报(自然科学版)》 * |
邱建林等: "大变量多输出逻辑函数实质项识别算法", 《计算机工程》 * |
邱建林等: "用二值逻辑对多值逻辑进行优化", 《计算机辅助设计与图形学学报》 * |
邱建林等: "逻辑函数求补算法及其改进", 《计算机工程与应用》 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105447241A (en) * | 2015-11-16 | 2016-03-30 | 浙江万里学院 | ESOP minimization method for logic function |
CN105447241B (en) * | 2015-11-16 | 2018-03-09 | 浙江万里学院 | A kind of ESOP of logical function of Digital Logical Circuits minimizes method |
Also Published As
Publication number | Publication date |
---|---|
CN103714258B (en) | 2016-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lo et al. | A review of digital twin in product design and development | |
Verma et al. | A review of machining feature recognition methodologies | |
Morato et al. | Improving assembly precedence constraint generation by utilizing motion planning and part interaction clusters | |
CN103473388B (en) | The method and device of implementation process figure autoplacement | |
CN106649988B (en) | Maintenance geometrical model key components and parts based on ontology quickly position and display methods | |
CN101807308A (en) | Three-dimensional model segmenting device and method | |
Vielhaber et al. | Product development vs. production development | |
CN103678828A (en) | Automatic layout method and device of flexible cables | |
Anand et al. | Heuristic and genetic approach for nesting of two-dimensional rectangular shaped parts with common cutting edge concept for laser cutting and profile blanking processes | |
CN103488816B (en) | The multilamellar of analog circuit accurately mates wiring method | |
Bahubalendruni et al. | A hybrid conjugated method for assembly sequence generation and explode view generation | |
Chen et al. | Optimization of wind turbine blade airfoils using a multi-objective genetic algorithm | |
Alfadhlani et al. | Automatic Precedence Constraint Generation for Assembly Sequence Planning using a Three-Dimensional Solid Model | |
CN113721544A (en) | Laser cutting punching-free processing path generation method | |
CN103714258A (en) | Two-valued logic function quick optimization processing method | |
CN105184022A (en) | Construction method for multi-layer-chip efficient X-structure obstacle-avoiding router | |
CN103942365A (en) | Associated design method of aircraft assembly jig framework | |
CN103279608B (en) | The fast finding localization method of large complicated part process operation | |
JP2018028867A (en) | Route information generator, route coupling device, method, and program | |
CN104462829A (en) | Handling method of complex multi-region grids in space marching solution | |
Wang et al. | Automated hex meshing for turbomachinery secondary air system | |
US9002681B2 (en) | Computer-assisted method for optimising surfaces of composite-material structures | |
JP2017167821A (en) | Analysis model creation support device and analysis model creation support method | |
WO2022003828A1 (en) | Processing program retrieval device and processing program retrieval method | |
CN103729519A (en) | Method for selecting and processing coverage solution logic function containing items based on minterm |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210628 Address after: 226019 No.205, building 6, Nantong University, No.9, Siyuan Road, Nantong City, Jiangsu Province Patentee after: Center for technology transfer, Nantong University Address before: 226019 Jiangsu city of Nantong province sik Road No. 9 Patentee before: NANTONG University |
|
TR01 | Transfer of patent right | ||
EE01 | Entry into force of recordation of patent licensing contract | ||
EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20140409 Assignee: Jiangsu Aosen Intelligent Technology Co.,Ltd. Assignor: Center for technology transfer, Nantong University Contract record no.: X2022320000381 Denomination of invention: A Fast Optimization Method for Binary Logic Functions Granted publication date: 20160817 License type: Common License Record date: 20230104 |
|
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 226001 No.9, Siyuan Road, Chongchuan District, Nantong City, Jiangsu Province Patentee after: Nantong University Technology Transfer Center Co.,Ltd. Address before: 226019 No.205, building 6, Nantong University, No.9, Siyuan Road, Nantong City, Jiangsu Province Patentee before: Center for technology transfer, Nantong University |
|
EE01 | Entry into force of recordation of patent licensing contract | ||
EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20140409 Assignee: Yizhong (Nantong) Network Technology Co.,Ltd. Assignor: Nantong University Technology Transfer Center Co.,Ltd. Contract record no.: X2023980053327 Denomination of invention: A Fast Optimization Method for Binary Logic Functions Granted publication date: 20160817 License type: Common License Record date: 20231221 |