CN103681572A - Multi-chip module power clip - Google Patents

Multi-chip module power clip Download PDF

Info

Publication number
CN103681572A
CN103681572A CN201310350564.3A CN201310350564A CN103681572A CN 103681572 A CN103681572 A CN 103681572A CN 201310350564 A CN201310350564 A CN 201310350564A CN 103681572 A CN103681572 A CN 103681572A
Authority
CN
China
Prior art keywords
lead
integrated circuit
wire
channel mosfet
double channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310350564.3A
Other languages
Chinese (zh)
Other versions
CN103681572B (en
Inventor
吴春林
史蒂文·萨普
B·多斯多斯
S·贝拉尼
尹成根
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Publication of CN103681572A publication Critical patent/CN103681572A/en
Application granted granted Critical
Publication of CN103681572B publication Critical patent/CN103681572B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827—Vertical transistors
    • H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Abstract

The application relates to a multi-chip module power clip. A multi-chip leadless module (200) has an integrated circuit (IC), dual re-channel mosfet (110), IC leads (210, 211, 212), gate leads (213, 214), and source leads (217-220). The IC (150) and the dual n-channel mosfet (110) are mounted face down on the leads. The IC leads (210, 211, 212) are made of planar metal and connect, respectively, to the electrodes TEST, VDD and VM on the IC (150) by using a flip chip technique to assemble the leads on copper pillars or copper studs.

Description

Multi-chip module power clip
Background technology
Existence is for the kinds of protect mechanism of lithium ion battery.If lithium ion battery overcharges, may there is strong exothermic reaction, and cause the possibility of fire to increase.In order to prevent that lithium ion battery from overcharging, use battery protecting circuit.Described battery protecting circuit (it is illustrated in Fig. 1), except other parts, comprises two field-effect transistors (FET) switch 22 and 24 and control integration circuit (IC) 20 conventionally.A FET prevents that electric current from flowing into battery, and another FET prevents outflow of bus current battery, unless controlled IC, enables it.
Existence comprises controls IC and MOSFET at interior multi-chip module.Yet, can much improve.For example, some traditional multi-chip modules all comprise lead-in wire in all four sides of encapsulation.This causes assembly to become large, and this is less desirable, because such assembly is for the little electronic equipment such as mobile phone.Can reduce the size of multi-chip module, but reduced can be for the ampacity of the chip of this class encapsulation for this.
For example, see the U.S. Patent No. 7,868,432 that is transferred to the assignee identical with this patent and is incorporated to this patent with way of reference, it discloses the feature that produces compact multi-chip module.First, the tube core of the lead frame structure of power MOSFET is installed weld pad and can be extended to another edge completely from an edge of multi-chip module.This power chip that allows tube core to install on weld pad has large scale, thus the rated current of increasing power MOSFET.Secondly, combination (down bond) not from power chip or IC chip to lead frame structure.The 3rd, the connection between IC and power MOSFET by chip chamber interconnect (be line interconnection) complete.The 4th, reduced MOSFET tube core near the outside lead of weld pad and the quantity of signal routing element have been installed.By reducing outside lead and eliminating lower combination, encapsulation interior zone increases, to allow larger power MOSFET.The size reduction of increasing power MOSFET conducting resistance, thereby reduce power loss and reduce heating.This has finally increased the useful energy of battery.
Summary of the invention
Yet a lot of advantages of even above-mentioned example devices can be modified.' equipment in 432 has some wire bonds (wire bonds) that can produce stray inductance, resistance and electric capacity and adversely affect performance.Other can reduce source resistance in conjunction with (bonding) technology.Integrated circuit can be protected better between erecting stage, to improve batch output.Wish overall package less and that improve.
Multi-chip leadless package has two n channel mosfets on a tube core, and shared public drain electrode.Described assembly also comprises control integration circuit.For MOSFET, with flip chip technology and for integrated circuit, use the protruding contact surface such as pedestal, copper bolt or copper post to assemble described equipment, thereby without bonding wire in the situation that, MOSFET and integrated circuit are connected to lead frame.Described equipment is placed in apparatus interconnection and extends on the lead-in wire of sealing resin outside by face down.
Described equipment in assembly is assembled on the lead frame of a plurality of lead-in wires.Each lead-in wire has contact surface outside, that expose at the outer bottom surface of described assembly.Lead-in wire is conveyed into integrated circuit and double channel MOSFET by electrical power, and the signal of telecommunication is conveyed into or is sent out integrated circuit and double channel MOSFET.Described assembly is manufactured in the following way: lead frame, integrated circuit and double channel MOSFET are encapsulated in insulating resin to form described assembly and on described assembly outer bottom surface, limit the contact surface of the exposure of lead-in wire.Lead-in wire on lead frame is configured to reduce the footprints (footprint) of described assembly, reduces its resistance and reduces parasitic capacitance and inductance.For this object, the first lead-in wire is connected to the first electrode of integrated circuit and the grid of a double channel MOSFET, the second lead-in wire is connected to the second electrode of integrated circuit and the grid of another double channel MOSFET, the 3rd lead-in wire is connected to the source electrode of one of the third electrode of integrated circuit and described double channel MOSFET, and the 4th lead-in wire is connected to the 4th electrode of integrated circuit and the source electrode of another double channel MOSFET.
Described double channel MOSFET has two MOSFET tube cores that are produced on public wafer.Two tube cores are with wafer separate but not separated each other.Each MOSFET has its oneself source electrode and grid and shares public drain electrode like this.Described control integration circuit has one or more electrodes, and described electrode is for being connected to double channel MOSFET and the external system node such as VDD, VM and TEST.Electrode on control integration circuit is connected to grid and the source electrode of MOSFET.Described integrated circuit comprises the circuit for turn-on and turn-off MOSFET.
Described control integration circuit and double channel MOSFET are arranged on by face down on the lead-in wire of lead frame, and described lead frame is subsequently by mold in sealed insulation resin.So just can not use bonding wire.Between erecting stage, provide the array of lead frame.Described array is stamped to form by sheet metal, and described sheet metal comprises relative rail and pull bar, with anchor leg framework during assembling and mold.Described integrated circuit and MOSFET are welded on lead-in wire and in position.The array of lead frame is placed in the chamber of mould, and described mould is placed on and transmits in molder.Described machine in mould, is allowed to cooling and curing by the sealed insulation resin transfer of melting at resin described in mould.After this, described mould is opened, and one or more processing machines are separated with its lead frame by the equipment of mold.Described sealed insulation resin limits outer bottom surface.The external contact surface of lead-in wire is exposed on outer bottom surface, for being connected to miscellaneous equipment or system element.
Compare with wire bond assembly, the preferred embodiments of the present invention have the advantage of multi-chip module size reduction.This is to become possible by the non-double channel MOSFET of cutting apart.Physical distance between two adjacent mos FET on tube core is very little, but large to enough effectively that the electric operation of MOSFET is separated from one another.The public drain electrode that the non-MOSFET of cutting apart provides has been eliminated for connecting processing step and the material of the drain electrode of MOSFET.By with upside-down installation method integrated circuit and double channel MOSFET, described preferred embodiment has been eliminated bonding wire and has been reduced stray inductance and electric capacity.Lower inductance and electric capacity allow described assembly with more efficient high-frequency operation.Described multi-chip module is compared with the assembly of the erection unit that faces up with using bonding wire, has less external contact, and occupies less space.Compare with the assembly of traditional wire bond, this has given the more advantage of reduced dimension size of described preferred embodiment.Due to the described non-MOSFET of cutting apart with less than lead-in wire, described preferred embodiment also has the advantage of lower operation (RSS) resistance.Described preferred embodiment, by single drain clip or fin are attached to public drain electrode, has improved electrical property and hot property.
Accompanying drawing explanation
Figure 1A is the electrical schematics of multi-chip module;
Figure 1B is the electrical schematics of multi-chip module;
Fig. 2 A is the perspective view that the sealed insulation resin on profile is shown of multi-chip module;
Fig. 2 B is the perspective view of multi-chip module;
Fig. 3 is the perspective view of independent lead frame;
Fig. 4 illustrates the IC that is assemblied on lead frame and the amplification view of MOSFET;
Fig. 5 illustrates the intermediate plate of two drain electrodes that are attached to double channel MOSFET;
Fig. 6 A is the profile that passes through the intercepting of one of grid and source contact area of double channel MOSFET;
Fig. 6 B is the plan view of the passivation layer that all around gate and source contact area are shown of double channel MOSFET.
Embodiment
For example disclose, for the power semiconductor switch of the charging of regulating cell (, battery of mobile phone) and controlled the integrated of IC.In embodiments of the present invention, small-sized (the small form factor) multi-chip module that can be installed on micro-circuit board is disclosed.Micro-circuit board can be connected to one end of battery pack.Multi-chip module can form a part for battery protecting circuit.
Fig. 1 illustrates traditional battery protecting circuit.Some battery protecting circuits have used discrete component to set up circuit as shown in Figure 1.When a lot of discrete components are used to form the circuit shown in Fig. 1, protective circuit may finally can take relatively a large amount of spaces.For example, on circuit board, only for discrete IC and power MOSFET, may need minimum eight weld pads.For example, see the U.S. Patent No. 7,868,432 that is incorporated to this patent with way of reference.
Turn to Fig. 2 A and Fig. 2 B, multi-chip leadless package 200 shows that its element comprises the integrated circuit (IC) 150 being sealed in resin 250, two n channel mosfet 110, IC lead-in wire 210,211,212, grid lead 213,214 and source lead 217-220.IC150 and two n channel mosfet 110 are arranged on lead-in wire by face down.IC lead-in wire 210,211,212 is made by planar metal, and is connected respectively to electrode TEST, VDD and the VM on IC150.Like this, IC150 is attached to its lead-in wire 210,211 and 212 with upside-down method of hull-section construction.Use one or more traditional methods (it includes but not limited to: the copper post or the copper bolt that extend to lead-in wire or weld pad from IC150) to be electrically connected to and mechanical connection.Source lead 217 and 219 is parts of source electrode weld pad 215; Source lead 218 and 220 is parts of source electrode weld pad 216.Source electrode weld pad is attached on the source electrode separately of two n channel mosfets 110.Source electrode and grid face down, public drain electrode 114 faces up.Optional drain clip or fin 280 can be attached to public drain electrode.See Fig. 5.Such drain clip or fin may extend to and be exposed to the top upper surface 254 of sealing resin 250.Public drain electrode intermediate plate is burn-off but also reduce the resistance between two drain electrodes not only, thereby prevents the unwanted heat that produces due to the resistance between drain electrode.When intermediate plate is exposed, device is by the source electrode weld pad 215 of lead frame and 216 and drain clip 280 dual-cooled.Described intermediate plate can be by metal or metal alloy or any can making from any other material of double channel MOSFET conduction heat effectively.
As shown in Figure 2 B, lead-in wire and source electrode weld pad 210-220 have the outer contacting surface on the basal surface 252 that is exposed to sealing resin 250.Described 215 and 216 weld pads are to etch partially from the top of lead frame.Full copper lead frame limits territory, source contact area, and the opening that this territory, source contact area contacts with source electrode at tube core place matches.The benefit etching partially at lead frame top allows in the situation that not using projection wafer (scolder or post projection), directly flip-chip die on lead frame.Meanwhile, easily control and maintain the thickness of definite sealing wire.
Turn to Fig. 3, lead frame 100 illustrates its lead-in wire 210-220.Especially, source electrode weld pad 216 lead-in wire 218 and 220 and leaded fingers (lead finger) 216(f) is integral.Similarly, lead-in wire 217 and 219 with another leaded 215(f that points) source electrode weld pad 215 be integral.Turn to Fig. 4, the profile of IC150 and double channel MOSFET110 is superimposed on lead-in wire.Dotted line in lead-in wire shows that the top surface of lead-in wire is etched partially to provide the shallow chamber of receiving sealing resin 250, so that lead-in wire is locked in resin.Lead-in wire is aligned to array, and one end of each lead-in wire is placed near the periphery of resin, and the other end is placed in darker resin, and is connected to one or more electrodes of one of components and parts (component device) 110 and 150.
IC150 has 7 electrodes.IC150 is installed by face down with upside-down method of hull-section construction, so that copper post or copper bolt 160-166 are attached to corresponding lead-in wire 210-216.Use the upside-down installation method of copper post/bolt 160-166 between erecting stage, to protect IC150.For traditional wire bond, connect, the necessary die attachment of IC is to die pad, and then from its top contact by die pad wire bond, the periphery to lead frame goes between.Traditional die attachment process focuses on the impact of adhesive force at the center of tube core, this chip that may fracture.In contrast, the IC with upside-down installation method has seven post/bolt 160-166 to be used for IC150 to be attached on lead-in wire 210-215.These a plurality of contacts will be distributed to seven posts or bolt to the impact of tube core, impulsive force is not focused on to the center of IC150.
Lead-in wire 210 is received the post/bolt 160 that is connected to IC TEST electrode.Lead-in wire 210 extends to the periphery of resin 250 from TEST electrode.Lead-in wire 211 is received the post/bolt 161 of the VDD electrode that is connected to IC150.Lead-in wire 211 extends to the top of resin 250.Lead-in wire 212 is received the post/bolt 162 that is connected to VM electrode.Lead-in wire 212 extends to the bottom margin of resin 250.Lead-in wire 213 is received the post/bolt 163 of the gate electrode of the grid control electrode be connected on IC and a MOSFET.Lead-in wire 213 extends to the bottom margin of resin from IC150.Another lead-in wire 214 is received the post/bolt 164 that is connected to the grid of another MOSFET and another grid control electrode of IC.Lead-in wire 214 extends and stops at relative (top) edge of resin 250 along the direction contrary with lead-in wire 213.Source electrode weld pad 215 has the finger 215(f that points to the electrode on IC).Post/bolt 165 of described IC extends to the finger 215(f of lead-in wire 215).Source electrode weld pad 215 has two outside leads 217 and 219, these two outside leads 217 and 219 from source electrode weld pad to traverse finger 215(f) direction extend and stop at an edge of encapsulation.As a result, external source lead-in wire 217 and 219 is by source electrode weld pad 215 and source electrode finger 215(f) be connected to an IC electrode below post/bolt 165.Source electrode weld pad has the respective finger 216(f of another electrode that points to IC150).Post/bolt 116 extends and is attached to from IC150 points 216(f).Lead-in wire 218 and 220 extends to the relative edge of the end with lead-in wire 217 and 219 of encapsulation.As a result, external source lead-in wire 218 and 220 is by source electrode weld pad 216 and source electrode finger 216(f) be connected to another IC electrode below post/bolt 166.Should be realized that, the source electrode of a MOSFET is connected to two external pins in a side of encapsulation and the internal electrode of IC150, and the source electrode of another MOSFET is connected to two other external pin on the opposite side of encapsulation and another internal electrode of IC150.In a similar manner, two other lead-in wire with the external pin on the opposite side of encapsulation is connected to inner IC electrode by the grid of MOSFET.
Those skilled in the art are familiar with the various methods that conductive projection and post are applied to semiconductor and IC.For example, see United States Patent (USP) 7,208,843, it is the representative that is used to form the known method of copper post, and is incorporated to by reference herein.For example, separately see United States Patent (USP) 8,058,735 and 6,617,655, it is the representative that is used to form the known method of the metal coupling that comprises copper bump, and is incorporated to by reference herein.
It will be appreciated by those skilled in the art that double channel MOSFET is the lattice structure that comprises a plurality of unit, described unit comprises the highly doped source area being separated by gate regions.Highly doped source area is on comparatively lightly doped drift region.Basal surface is the highly doped drain region with metal level.For explain simple for the purpose of, let as assume that device is the two MOSFET of trench gate polar form.Current path is vertical along the raceway groove that is set as adjacent trenches, and through drift region.The doping of drift region has determined conducting resistance and the puncture voltage of device.
Turn to Fig. 6 A and 6B, in each MOSFET, a plurality of gate regions are electrically connected to together, to be formed for transmitting the single grid structure of signal.During manufacture, grid and source area electricity isolation.For example, in typical gate trench technique, grid is embedded in the groove in highly doped source area.Insulate in sidewall and the top of groove
The insulation of top on gate trench allows to set up relatively large and source contact area trench-gate isolation.One end of each groove is connected to the head groove 518 and 519 that has highly doped polysilicon that imbed, insulation.Head groove stops in relatively large gate contact region 501 and 502 respectively.Source electrode comprises the metal level such as aluminium lamination at the top that covers source area.
When technique is closed on end, the capped passivation layer 507 in the top of two MOSFET110.Passivation layer utilizes photoresist to be patterned, for source contact area, gate contact region 505 and 506 limits contact zone 501 and 502.Passivation layer 507 on contact zone 501,502,505 and 506 is removed, and under salient point, (under bump) metal (for example electroless nickel plating gold (ENIG) or titanium/nickel/silver) is deposited over contact zone, for being welded to source electrode weld pad and grid lead.Passivation is made by glass, BPSG, silicon nitride or polymeric material.Described polymeric material includes but not limited to polyimides.
In order to assemble encapsulation, MOSFET110 and IC150 are manufactured to input and output electrode and copper post and copper bump.In a preferred embodiment, IC150 has pedestal or copper bolt/post, MOSFET by directly with upside-down installation method on weld pad 215 and 216.Without leads framework 110 as shown in Figure 4.Described IC150 and MOSFET110 are arranged on the lead-in wire and weld pad of lead frame by face down.Solder layer may be arranged at the top of post and salient point.Electricity adhesive may be coated on lead-in wire and weld pad and/or post and projection, so that device is fixed on lead-in wire.Solder layer is refluxed, thereby post and projection is for good and all attached to lead-in wire and the weld pad of lead frame.It will be appreciated by those skilled in the art that a plurality of lead frames are manufactured into the array between the elongated rail that is arranged on opposition conventionally.Lead frame by pull bar (tie bar) supported in-orbit between.After device is assembled and is for good and all attached to lead frame, within array is placed on and transmits mould, within transmission mould is placed on transfer moIding machine again.This machine is transported to mould by melting insulating resin, with by device sealing in insulating resin.Mould is allowed to cooling and curing, and the equipment sealing in array of lead frames is separated with rail with their pull bars separately.

Claims (21)

1. a multi-chip leadless package, comprising:
The integrated circuit with a plurality of electrodes;
The double channel MOSFET with the first and second source electrodes, the first and second grids and public drain electrode;
The lead frame with a plurality of lead-in wires, each lead-in wire has the contact surface of exposure on the outer bottom surface of described assembly, each lead-in wire is used for electrical power to be conveyed into described integrated circuit and described double channel MOSFET, or for the signal of telecommunication being conveyed into or being sent out described integrated circuit and described double channel MOSFET;
Sealed insulation resin, it is embedded into described lead frame, described integrated circuit and described double channel MOSFET in assembly, and on the described outer bottom surface of described assembly, limits the contact surface of the exposure of described lead-in wire;
Wherein, the first lead-in wire is connected to the first electrode of described integrated circuit and the grid of a double channel MOSFET, the second lead-in wire is connected to the second electrode of described integrated circuit and the grid of another double channel MOSFET, the 3rd lead-in wire is connected to the source electrode of one of the third electrode of described integrated circuit and described double channel MOSFET, and the 4th lead-in wire is connected to the 4th electrode of described integrated circuit and the source electrode of another double channel MOSFET.
2. multi-chip leadless package according to claim 1, wherein, one or more other lead-in wires are connected respectively to corresponding one or more other electrodes of described integrated circuit.
3. multi-chip leadless package according to claim 1, wherein, described lead frame has one or more weld pads that etch partially, and each weld pad is for receiving the MOSFET with upside-down installation method.
4. multi-chip leadless package according to claim 1, wherein, described integrated circuit comprises one or more convex surfaces, described convex surfaces is for being attached to the lead-in wire of described lead frame.
5. multi-chip leadless package according to claim 4, wherein, described lead frame comprises the second source electrode weld pad, the inside finger that described the second source electrode weld pad has two outside leads and extends to the second electrode of described integrated circuit.
6. multi-chip leadless package according to claim 1, wherein, described integrated circuit has the electrode for Vdd, Vm and TEST.
7. multi-chip leadless package according to claim 1, wherein, described lead frame etches partially.
8. multi-chip leadless package according to claim 1, further comprises intermediate plate, and described intermediate plate is attached to the drain electrode of described double channel MOSFET.
9. for the manufacture of a method for multi-chip leadless package, comprising:
The integrated circuit with a plurality of electrodes is provided;
The double channel MOSFET with the first and second source electrodes, the first and second grids and public drain electrode is provided;
The lead frame with a plurality of lead-in wires is provided, each lead-in wire has the contact surface of exposure at the outer bottom surface of described assembly, each lead-in wire is used for electrical power to be conveyed into described integrated circuit and described double channel MOSFET, or for the signal of telecommunication being conveyed into or being sent out described integrated circuit and described double channel MOSFET;
By being connected to the first electrode of described integrated circuit and the grid of a double channel MOSFET, by the second lead-in wire being connected to the second electrode of described integrated circuit and the grid of another double channel MOSFET, by the 3rd lead-in wire being connected to the source electrode of one of the third electrode of described integrated circuit and described double channel MOSFET, and by being connected to the 4th lead-in wire of described integrated circuit and the source electrode of another double channel MOSFET, described integrated circuit and double channel MOSFET are assembled on described lead frame; And
By described lead frame and described device sealing, in insulating resin, wherein resin exposes the contact surface of described lead-in wire on the described outer bottom surface of described assembly.
10. the method for the manufacture of multi-chip leadless package according to claim 9, further comprises: corresponding one or more other electrodes that one or more other lead-in wires are connected to described integrated circuit.
11. methods for the manufacture of multi-chip leadless package according to claim 9, wherein, described integrated circuit and described double channel MOSFET have post or the projection that described integrated circuit and described double channel MOSFET is connected to described lead-in wire.
12. methods for the manufacture of multi-chip leadless package according to claim 9, further comprising the steps: to etch partially one or more weld pads, and with upside-down method of hull-section construction, MOSFET is arranged on each weld pad through etching partially.
13. methods for the manufacture of multi-chip leadless package according to claim 9, wherein, described lead frame comprises the second source electrode weld pad, the inside finger that described the second source electrode weld pad has two outside leads and extends to the second electrode of described integrated circuit.
14. methods for the manufacture of multi-chip leadless package according to claim 9, further comprising the steps: before described integrated circuit and described double channel MOSFET are assembled on described lead frame, to etch partially described lead frame.
15. methods for the manufacture of multi-chip leadless package according to claim 9, further comprising the steps: intermediate plate to be attached to the described drain electrode of described double channel MOSFET.
16. 1 kinds of multi-chip leadless packages, comprising:
The integrated circuit with a plurality of electrodes;
The double channel MOSFET with the first and second source electrodes, the first and second grids and public drain electrode;
The lead frame with a plurality of lead-in wires, each lead-in wire has the contact surface of exposure at the outer bottom surface of described assembly, each lead-in wire is used for electrical power to be conveyed into described integrated circuit and described double channel MOSFET, or for the signal of telecommunication being conveyed into or being sent out described integrated circuit and described double channel MOSFET;
Sealed insulation resin, it is embedded into described lead frame, described integrated circuit and described double channel MOSFET in assembly, and on the described outer bottom surface of described assembly, limits the contact surface of the exposure of described lead-in wire;
Wherein, the first lead-in wire is connected to the first electrode of described integrated circuit and the grid of a double channel MOSFET, the second lead-in wire is connected to the second electrode of described integrated circuit and the grid of another double channel MOSFET, and the 3rd lead-in wire is connected to the source electrode of one of the third electrode of described integrated circuit and described double channel MOSFET.
17. multi-chip leadless packages according to claim 16, wherein, one or more other lead-in wires are connected respectively to corresponding one or more other electrodes of described integrated circuit.
18. multi-chip leadless packages according to claim 16, wherein, described lead frame has one or more weld pads that etch partially, and each weld pad is for receiving the MOSFET with upside-down installation method.
19. multi-chip leadless packages according to claim 16, wherein, described integrated circuit comprises one or more convex surfaces, described convex surfaces is for being attached to the lead-in wire of described lead frame.
20. multi-chip leadless packages according to claim 16, wherein, described lead frame etches partially.
21. multi-chip leadless packages according to claim 16, further comprise intermediate plate, and described intermediate plate is attached to the drain electrode of described double channel MOSFET.
CN201310350564.3A 2012-08-13 2013-08-13 Multi-chip module power clip Active CN103681572B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/584,015 US8723300B2 (en) 2012-08-13 2012-08-13 Multi-chip module power clip
US13/584,015 2012-08-13

Publications (2)

Publication Number Publication Date
CN103681572A true CN103681572A (en) 2014-03-26
CN103681572B CN103681572B (en) 2017-07-04

Family

ID=50065591

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201320492741.7U Expired - Fee Related CN203596346U (en) 2012-08-13 2013-08-13 Multi-chip no-lead assembly
CN201310350564.3A Active CN103681572B (en) 2012-08-13 2013-08-13 Multi-chip module power clip

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201320492741.7U Expired - Fee Related CN203596346U (en) 2012-08-13 2013-08-13 Multi-chip no-lead assembly

Country Status (3)

Country Link
US (1) US8723300B2 (en)
KR (1) KR102114785B1 (en)
CN (2) CN203596346U (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103828041B (en) * 2011-09-29 2016-07-06 夏普株式会社 Semiconductor device
US8723300B2 (en) * 2012-08-13 2014-05-13 Fairchild Semiconductor Corporation Multi-chip module power clip
US9245831B1 (en) * 2014-11-05 2016-01-26 Alpha And Omega Semiconductor (Cayman) Ltd. Top-exposed semiconductor package and the manufacturing method
EP2980845B1 (en) 2014-08-01 2019-11-27 Nexperia B.V. A leadless semiconductor package and method
DE102015104996B4 (en) * 2015-03-31 2020-06-18 Infineon Technologies Austria Ag Semiconductor devices with control and load lines from opposite directions
US10128170B2 (en) 2017-01-09 2018-11-13 Silanna Asia Pte Ltd Conductive clip connection arrangements for semiconductor packages
US10262928B2 (en) 2017-03-23 2019-04-16 Rohm Co., Ltd. Semiconductor device
US20190206741A1 (en) * 2017-12-29 2019-07-04 Texas Instruments Incorporated Method and structure to eliminate substrate coupling in common drain devices
US11075137B2 (en) 2018-05-02 2021-07-27 Semiconductor Components Industries, Llc High power module package structures

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050280163A1 (en) * 2004-06-03 2005-12-22 International Rectifier Corp. Semiconductor device module with flip chip devices on a common lead frame
CN101019217A (en) * 2004-06-03 2007-08-15 国际整流器公司 Semiconductor device module with flip chip devices on a common lead frame
US20090160036A1 (en) * 2007-12-19 2009-06-25 David Grey Package with multiple dies
US20090230536A1 (en) * 2008-03-12 2009-09-17 Yong Liu Semiconductor die package including multiple semiconductor dice
CN203596346U (en) * 2012-08-13 2014-05-14 快捷半导体(苏州)有限公司 Multi-chip no-lead assembly

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6870254B1 (en) * 2000-04-13 2005-03-22 Fairchild Semiconductor Corporation Flip clip attach and copper clip attach on MOSFET device
JP3650008B2 (en) * 2000-09-04 2005-05-18 三洋電機株式会社 Protection circuit device using MOSFET and manufacturing method thereof
US7898092B2 (en) 2007-11-21 2011-03-01 Alpha & Omega Semiconductor, Stacked-die package for battery power management
US7868432B2 (en) 2006-02-13 2011-01-11 Fairchild Semiconductor Corporation Multi-chip module for battery power control

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050280163A1 (en) * 2004-06-03 2005-12-22 International Rectifier Corp. Semiconductor device module with flip chip devices on a common lead frame
CN101019217A (en) * 2004-06-03 2007-08-15 国际整流器公司 Semiconductor device module with flip chip devices on a common lead frame
US20090160036A1 (en) * 2007-12-19 2009-06-25 David Grey Package with multiple dies
US20090230536A1 (en) * 2008-03-12 2009-09-17 Yong Liu Semiconductor die package including multiple semiconductor dice
CN203596346U (en) * 2012-08-13 2014-05-14 快捷半导体(苏州)有限公司 Multi-chip no-lead assembly

Also Published As

Publication number Publication date
CN203596346U (en) 2014-05-14
US20140042599A1 (en) 2014-02-13
CN103681572B (en) 2017-07-04
KR102114785B1 (en) 2020-05-25
KR20140021983A (en) 2014-02-21
US8723300B2 (en) 2014-05-13

Similar Documents

Publication Publication Date Title
CN203596346U (en) Multi-chip no-lead assembly
CN101443979B (en) Multi-chip module for battery power control
TWI552310B (en) Semiconductor device
CN102194806B (en) Stacked dual chip package and method of fabrication
US7569920B2 (en) Electronic component having at least one vertical semiconductor power transistor
US8742490B2 (en) Vertical power transistor die packages and associated methods of manufacturing
US8471373B2 (en) Resin-sealed semiconductor device and method for fabricating the same
US7687902B2 (en) Semiconductor device and a manufacturing method of the same
EP2700095B1 (en) Semiconductor device and manufacturing method thereof
US8519520B2 (en) Semiconductor package of small footprint with a stack of lead frame die paddle sandwich between high-side and low-side MOSFETs and manufacturing method
US20070045785A1 (en) Reversible-multiple footprint package and method of manufacturing
KR20040110092A (en) Semiconductor device
US20010048148A1 (en) Semiconductor device and a method of manufacturing the same
WO2010062467A1 (en) Wafer level buck converter
JP2022055599A (en) Semiconductor device
KR100381683B1 (en) Method of menufacturing semiconductor device
CN203589028U (en) Common drain power clip for battery pack protection MOSFET
US10504823B2 (en) Power semiconductor device with small contact footprint and the preparation method
US20210183795A1 (en) Power module and method of manufacturing same
CN109841598B (en) Multiphase half-bridge driver package and method of manufacture
US20240112995A1 (en) Semiconductor equipment
CN115842015A (en) Packaging structure for power converter and manufacturing method thereof
CN104051314A (en) Chip arrangement and a method of manufacturing a chip arrangement
CN113745186A (en) Chip frame and power module chip
CN116013966A (en) Encapsulation structure and encapsulation method of MOS chip

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant