CN103647561A - Dynamically reconfigurable direct digital synthesis jammer - Google Patents
Dynamically reconfigurable direct digital synthesis jammer Download PDFInfo
- Publication number
- CN103647561A CN103647561A CN201310600860.4A CN201310600860A CN103647561A CN 103647561 A CN103647561 A CN 103647561A CN 201310600860 A CN201310600860 A CN 201310600860A CN 103647561 A CN103647561 A CN 103647561A
- Authority
- CN
- China
- Prior art keywords
- digital
- controller
- fpga controller
- frequency synthesizer
- jammer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The invention discloses a dynamically reconfigurable direct digital synthesis jammer, which comprises an ARM controller, an FPGA controller, a configuration circuit, a plurality of digital-to-analog converters, a frequency synthesizer and an amplification attenuator, wherein an upper computer is connected with the ARM controller through a communication network, the ARM controller and the configuration circuit are connected with the FPGA controller through a bus, the digital-to-analog converters are connected with a digital baseband signal output end of the FPGA controller, analog signal output ends of the digital-to-analog converters are connected with the amplification attenuator, the amplification attenuator transmits signals through an antenna, and the FPGA controller is further connected with the digital-to-analog converters through the frequency synthesizer. The dynamically reconfigurable direct digital synthesis jammer remotely receives and downloads a configuration file transmitted by the upper computer by using the ARM controller and sends the configuration file to the FPGA controller, thereby enabling the FPGA controller to change the configuration dynamically in real time, and realizing new functions and performance. The dynamically reconfigurable direct digital synthesis jammer is strong in flexibility and high in performance cost ratio, can effectively reduce the equipment cost and the labor cost, and is convenient for monitoring and managing equipment remotely.
Description
Technical field
The present invention relates to a kind of jammer, particularly relate to the synthetic jammer of Direct Digital of capable of dynamic reconstruct.
Background technology
Wireless jammer is a kind of superpower electromagnetic signal of transmitting of passing through, and suppresses illegal same frequency wireless communication signals, makes to be operated in the high-power wireless electricity transmitter that the communication equipment in this frequency cannot normally be worked.
Adopt the synthetic mode of Direct Digital to produce the direction that required radiofrequency signal is radio development.The synthetic advantage of numeral is good stability, realizes flexibly.But the required hardware resource of which is very many, and due to cost power consumption etc., often a product can only be realized limited several functions.
And in Radio Spectrum Monitor and Management System, often need to determine according to the feature that is pressed signal the frequency of interference signal, modulation system, power etc. feature.Existing jammer, because hardware resource is limited, causes the function limitation of generation, and function is fixed, and flexibility is poor, for different application and scene, need to change the equipment of difference in functionality and performance, not only makes equipment cost high, and labour cost is also very high.
Summary of the invention
The object of the invention is to overcome the deficiencies in the prior art, a kind of synthetic jammer of Direct Digital of capable of dynamic reconstruct is provided, utilize the long-range reception of ARM controller and download the configuration file that host computer transmits, and send to FPGA controller, make the dynamically change configuration in real time of FPGA controller, realize new function and performance, flexibility is strong, cost performance is high, can effectively reduce equipment cost and cost of labor; Utilize the operating state of ARM controller teletransmission equipment to host computer, be convenient to remote monitoring and management equipment.
The object of the invention is to be achieved through the following technical solutions: the synthetic jammer of Direct Digital of capable of dynamic reconstruct, it comprises ARM controller, FPGA controller, configuration circuit, a plurality of digital to analog converters, frequency synthesizer and amplification attenuator, host computer is connected by communication network with ARM controller, ARM controller is connected with FPGA controller by bus respectively with configuration circuit, each digital to analog converter is connected with the digital baseband signal output of FPGA controller respectively, the analog signal output of each digital to analog converter is connected with amplification attenuator respectively, amplify attenuator by antenna transmission signal, FPGA controller is also connected with each digital to analog converter by frequency synthesizer.
ARM controller is in charge of network interface, receives the configuration file of sending from far-end host computer by communication network, and the configuration file of download is sent to FPGA controller; FPGA controller, for produce the digital baseband signal of different performance and function according to configuration file, completes the modulation of the digital baseband signal of each passage, and the work of control frequency synthesizer and amplification attenuator; Digital to analog converter is responsible for converting the digital baseband signal of FPGA controller output to analog signal; Amplify the flatness adjustment of attenuator charge completion signal and the amplification of signal; Frequency synthesizer has been used for fixed frequency signal output.
The synthetic jammer of Direct Digital of capable of dynamic reconstruct also comprises buffer, and buffer is arranged between frequency synthesizer and digital to analog converter, and for completing the distribution of fixed frequency signal, the output of frequency synthesizer connects each digital to analog converter by buffer.
The invention has the beneficial effects as follows: by the long-range reception of ARM controller and download configuration order and the data that host computer transmits, and send to FPGA controller, for different application and scene, make FPGA controller dynamic-configuration in real time, on same hardware platform, just can realize abundant and function and performance flexibly, flexibility is strong, cost performance is high, without changing hardware device according to difference in functionality, has reduced cost; In addition, by ARM controller, can, by the operating state teletransmission of each equipment to host computer, be convenient to remote monitoring and management equipment.
Accompanying drawing explanation
Fig. 1 is theory diagram of the present invention;
Fig. 2 is the method flow diagram of dynamic-configuration of the present invention.
Embodiment
Below in conjunction with accompanying drawing, technical scheme of the present invention is described in further detail, but protection scope of the present invention is not limited to the following stated.
As shown in Figure 1, the synthetic jammer of Direct Digital of capable of dynamic reconstruct, it comprises ARM controller, FPGA controller, configuration circuit, a plurality of digital to analog converters, frequency synthesizer and amplification attenuator, host computer is connected by communication network with ARM controller, communication network adopts Ethernet, ARM controller is connected with FPGA controller by bus respectively with configuration circuit, each digital to analog converter is connected with the digital baseband signal output of FPGA controller respectively, the analog signal output of each digital to analog converter is connected with amplification attenuator respectively, amplify attenuator by antenna transmission signal, FPGA controller is also connected with each digital to analog converter by frequency synthesizer.
ARM controller is in charge of network interface, receives the configuration file of sending from far-end host computer by Ethernet, and the configuration file of download is sent to FPGA controller by bus, realizes and dynamically updates configuration; FPGA controller is used for according to configuration file, by digital filter, DDS(Direct Digital frequency synthesizer), various modulation algorithm, produce the digital baseband signal of different performance and function, complete the modulation of the digital baseband signal of each passage, and the work of control frequency synthesizer and amplification attenuator; Digital to analog converter adopts AD9739, is responsible for converting the digital baseband signal of FPGA controller output to analog signal; Amplify the flatness adjustment of attenuator charge completion signal and the amplification of signal; Frequency synthesizer adopts ADF4350, for completing the output of 2.4GHz signal.
As preferably, the synthetic jammer of Direct Digital of capable of dynamic reconstruct also comprises buffer, buffer adopts ADCLK946, be arranged between frequency synthesizer ADF4350 and digital to analog converter AD9739, be used for the distribution of 2.4GHz signal, the output of frequency synthesizer ADF4350 connects each digital to analog converter AD9739 by buffer ADCLK946.
As shown in Figure 2, the Direct Digital of capable of dynamic reconstruct is synthesized jammer Dynamic Configuration, and it comprises the steps:
S1:ARM controller receives and downloads the configuration file that far-end host computer is sent, and configuration file is sent to FPGA controller, and configuration file comprises configuration order and data;
S2:FPGA controller, according to configuration file, is dynamically changed internal configurations, connecting inner hardware, and the digital baseband signal of generation different performance and function, meanwhile, the control signal that produces frequency synthesizer and amplify attenuator;
S3: frequency synthesizer is according to the signal of control signal output 2.4GHz, by buffer, offer each digital to analog converter, a plurality of digital to analog converters carry out digital-to-analogue conversion and up-conversion to digital baseband signal respectively, produce required radiofrequency signal, radiofrequency signal, through amplifying after the processing of attenuator, is gone out by antenna transmission.
The synthetic jammer Dynamic Configuration of the Direct Digital of capable of dynamic reconstruct also comprise a FPGA controller by equipment operating data by the long-range step that is sent to host computer of ARM controller, be convenient to host computer remote monitoring and management equipment.
Claims (2)
1. the Direct Digital of capable of dynamic reconstruct is synthesized jammer, it is characterized in that: it comprises ARM controller, FPGA controller, configuration circuit, a plurality of digital to analog converters, frequency synthesizer and amplification attenuator, host computer is connected by communication network with ARM controller, ARM controller is connected with FPGA controller by bus respectively with configuration circuit, each digital to analog converter is connected with the digital baseband signal output of FPGA controller respectively, the analog signal output of each digital to analog converter is connected with amplification attenuator respectively, amplify attenuator by antenna transmission signal, FPGA controller is also connected with each digital to analog converter by frequency synthesizer,
ARM controller is in charge of network interface, receives the configuration file of sending from far-end host computer by communication network, and the configuration file of download is sent to FPGA controller; FPGA controller, for produce the digital baseband signal of different performance and function according to configuration file, completes the modulation of the digital baseband signal of each passage, and the work of control frequency synthesizer and amplification attenuator; Digital to analog converter is responsible for converting the digital baseband signal of FPGA controller output to analog signal; Amplify the flatness adjustment of attenuator charge completion signal and the amplification of signal; Frequency synthesizer has been used for fixed frequency signal output.
2. the Direct Digital of capable of dynamic reconstruct according to claim 1 is synthesized jammer, it is characterized in that: it also comprises buffer, buffer is arranged between frequency synthesizer and digital to analog converter, be used for the distribution of fixed frequency signal, the output of frequency synthesizer connects each digital to analog converter by buffer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310600860.4A CN103647561A (en) | 2013-11-25 | 2013-11-25 | Dynamically reconfigurable direct digital synthesis jammer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310600860.4A CN103647561A (en) | 2013-11-25 | 2013-11-25 | Dynamically reconfigurable direct digital synthesis jammer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103647561A true CN103647561A (en) | 2014-03-19 |
Family
ID=50252733
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310600860.4A Pending CN103647561A (en) | 2013-11-25 | 2013-11-25 | Dynamically reconfigurable direct digital synthesis jammer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103647561A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103647560A (en) * | 2013-11-25 | 2014-03-19 | 成都九华圆通科技发展有限公司 | Dynamically reconfigurable direct digital synthesis jammer and dynamic configuration method |
| CN109271165A (en) * | 2018-08-28 | 2019-01-25 | 南京理工大学 | Simulation system based on document analysis |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102104437A (en) * | 2011-01-11 | 2011-06-22 | 北京理工大学 | Radio system for preventing cheating on exams |
| CN202231705U (en) * | 2011-10-18 | 2012-05-23 | 合肥创兆电子科技有限公司 | Portable cell phone signal shielding device |
| CN202535367U (en) * | 2011-12-20 | 2012-11-14 | 中国航天科工集团8511研究所 | A function-reconfigurable spectrum-managing jammer |
| CN202978974U (en) * | 2012-12-05 | 2013-06-05 | 福建邮科通信技术有限公司 | Signal shielding system applicable to GSM signal |
| CN103647560A (en) * | 2013-11-25 | 2014-03-19 | 成都九华圆通科技发展有限公司 | Dynamically reconfigurable direct digital synthesis jammer and dynamic configuration method |
-
2013
- 2013-11-25 CN CN201310600860.4A patent/CN103647561A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102104437A (en) * | 2011-01-11 | 2011-06-22 | 北京理工大学 | Radio system for preventing cheating on exams |
| CN202231705U (en) * | 2011-10-18 | 2012-05-23 | 合肥创兆电子科技有限公司 | Portable cell phone signal shielding device |
| CN202535367U (en) * | 2011-12-20 | 2012-11-14 | 中国航天科工集团8511研究所 | A function-reconfigurable spectrum-managing jammer |
| CN202978974U (en) * | 2012-12-05 | 2013-06-05 | 福建邮科通信技术有限公司 | Signal shielding system applicable to GSM signal |
| CN103647560A (en) * | 2013-11-25 | 2014-03-19 | 成都九华圆通科技发展有限公司 | Dynamically reconfigurable direct digital synthesis jammer and dynamic configuration method |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103647560A (en) * | 2013-11-25 | 2014-03-19 | 成都九华圆通科技发展有限公司 | Dynamically reconfigurable direct digital synthesis jammer and dynamic configuration method |
| CN109271165A (en) * | 2018-08-28 | 2019-01-25 | 南京理工大学 | Simulation system based on document analysis |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106712851B (en) | Distributed wireless signal coverage system | |
| EP2953283B1 (en) | Method, apparatus, and radio remote unit for transmitting wireless base band data | |
| CN101841345B (en) | Time division duplex-remote radio unit | |
| CN103647560A (en) | Dynamically reconfigurable direct digital synthesis jammer and dynamic configuration method | |
| CN215581725U (en) | 5G electricity connection indoor coverage system | |
| CN103647561A (en) | Dynamically reconfigurable direct digital synthesis jammer | |
| KR101575036B1 (en) | Fronthaul system for data traffic reduction in separated base station and equipment thereof | |
| CN103067326B (en) | A kind of remote measurement passes integrated transmitter with number | |
| CN105119628A (en) | Frequency-selecting device of ARC digital intercom system | |
| CN203788468U (en) | Digital optical fiber remote device with GSM, DCS, TD-SCDMA and WLAN coexistence | |
| CN102215045B (en) | Transceiver capable of simultaneously covering second generation (2G) and third generation (3G) signals and signal processing method of transceiver | |
| WO2017049829A1 (en) | Multi-source access method and system | |
| CN203377868U (en) | Low power consumption radio frequency emission circuit device | |
| CN102333389A (en) | Three-mode digital optical fiber remote system | |
| CN102790640B (en) | Field programmable gate array (FPGA) based multi-system, multi-band and multi-carrier digital repeater | |
| CN204652586U (en) | A kind of GB terrestrial digital TV regenerative modulator | |
| CN103220043B (en) | Conjunction road/shunt the mode of two-way WiFi signal mixed transport | |
| CN103414490A (en) | Wireless telecom equipment with reconfigurable carrier frequency and reconfigurable signal bandwidth | |
| CN105208686A (en) | Aggregate multi-carrier wireless broadband radio frequency processing unit based on 230MHz dispersed frequency points | |
| CN102055407B (en) | Digital up converter and digital down converter of long term evolution (LTE) radiofrequency remote end unit and flexible bandwidth configuration method | |
| CN109245794A (en) | A kind of double-channel wireless broadband transmission equipment | |
| CN205029661U (en) | Transceiver and two pair electricity generation platform of receiving | |
| CN204596129U (en) | Miniaturized high-speed number for state net II type concentrator passes communication module | |
| CN204967810U (en) | Frequency selective device of ARC digit intercom system | |
| CN210016464U (en) | Trunk amplifier and signal coverage system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140319 |