CN103595396B - A kind of IC parameter correction circuit - Google Patents
A kind of IC parameter correction circuit Download PDFInfo
- Publication number
- CN103595396B CN103595396B CN201310536913.0A CN201310536913A CN103595396B CN 103595396 B CN103595396 B CN 103595396B CN 201310536913 A CN201310536913 A CN 201310536913A CN 103595396 B CN103595396 B CN 103595396B
- Authority
- CN
- China
- Prior art keywords
- resistance
- pole
- fuse
- connects
- detection switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The present invention discloses a kind of IC parameter correction circuit, including comparator, the first fuse resistance, the second fuse resistance, sluggish resistance, pull-up PMOS tube, the first power tube, the second power tube, the first trigger and with door；First power tube input termination vdd, first fuse resistance one end of output termination, the input terminal of another termination comparator negative terminal of the first fuse resistance and the second power tube, the output end ground connection of the second power tube；The pole S of pull-up PMOS tube meets vdd, and the pole D connects second fuse resistance one end, and the second fuse resistance other end is connected to comparator anode by sluggish resistance；Comparator output terminal connects the first trigger input, the first trigger output termination and door, exports with goalkeeper's signal.The present invention judges whether fuse resistance fuses, and is corrected according to parameter of the judging result to integrated circuit, while ensuring the accuracy and safety of integrated circuit parameter correction.
Description
Technical field
The present invention relates to technical field of integrated circuits, refer in particular to a kind of IC parameter correction circuit.
Background technique
There are mainly three types of fuses (Fuse): melting disconnected metal fuse (Metal Fuse) and polysilicon fuse with high current
(Poly Fuse), or with the metal fuse (Laser Fuse) of laser blown.Fuse is the critical components in electronic product,
Or for providing adjustable resistance and capacitance characteristic, or for safety code and the low word of electric label in radio circuit (RF)
In code data storage, or in integrated circuit.
Wherein, it is fused before encapsulation with the metal fuse of laser blown (Laser Fuse), since encapsulation generates
Stress the parameter after correction can be had an impact, so when needing the parameters precision requirement that corrects relatively high, it is necessary to
It fuses after encapsulation.
Fusing is metal fuse (Metal Fuse) and polysilicon fuse (Poly Fuse) after encapsulation.It is molten using metal
Line would ordinarily be encountered since windowing is too big, and aqueous vapor is caused to accumulate, and the metal fuse after final fusing is shorted together again.On the contrary,
After being fused using polysilicon fuse, typically no gas volatilizees outward, but polysilicon can precipitate down, and there are agings and can not
Fusing problem.When there is low current (general > 1mA) to flow through polysilicon fuse for a long time, polysilicon fuse will will appear showing for aging
As typically becoming several kilo-ohms to several megaohms and differing so that the resistance value of polysilicon fuse will become larger.And polysilicon fuse is generally molten
Resistance after disconnected can achieve several megaohms or more.Therefore, the resistance value after polysilicon fuse aging may be with the electricity after fusing
Resistance value is suitable.Certainly, with the variation of integrated circuit prolonged use and temperature or environment, fuse resistance
There are different degrees of variations, or even there are also a small number of fuses will appear the phenomenon that can not fusing.
Due to parameters some in integrated circuit required precision can it is very high, and technique can not anti-deviation result in chip
Between having differences property, need to be corrected the parameter, and before parameter correction, need to judge whether fuse fuses,
Thus this case generates.
Summary of the invention
The purpose of the present invention is to provide a kind of IC parameter correction circuits, to judge whether fuse resistance fuses, and root
It is judged that result is corrected the parameter of integrated circuit, it is ensured that the accuracy and safety of integrated circuit parameter correction.
To reach above-mentioned purpose, solution of the invention are as follows:
A kind of IC parameter correction circuit, including comparator, the first fuse resistance, the second fuse resistance, sluggish resistance,
Pull up PMOS tube, the first power tube, the second power tube, the first trigger and with door；First power tube input termination vdd, output
Terminate first fuse resistance one end, the input terminal of another termination comparator negative terminal of the first fuse resistance and the second power tube,
The output end of second power tube is grounded；The pole S of pull-up PMOS tube meets vdd, and the pole D connects second fuse resistance one end, the second insurance
The silk resistance other end connects comparator anode by sluggish resistance；Comparator output terminal connects the first trigger input, the first triggering
Device output termination and door, export with goalkeeper's signal.
Further, the first power tube is PMOS tube, and the pole S of the first power tube meets vdd, and the pole D connects the first fuse resistance one
End.
Further, the second power tube is NMOS tube, and the pole D of the second power tube connects the first fuse resistance other end, and the
The pole S of two power tubes is grounded.
Further, the first trigger is D class trigger.
Further, the first fuse resistance is suitable with the resistance value of the second fuse resistance.
It further, further include the first pull down resistor, the second pull down resistor, the first detection switch, the second detection switch, filtering
Circuit, delay circuit and the second trigger；First pull down resistor one end connects comparator negative terminal simultaneously and the first fuse resistance is another
One end, first pull down resistor other end ground connection；First detection switch is connected in parallel with the first pull down resistor；Second pull down resistor one
Hold while connecing comparator anode and sluggish resistance, second pull down resistor other end ground connection；Second detection switch and the second drop-down electricity
Resistance is connected in parallel；Filter circuit one terminates comparator output terminal, and the other end connects delay circuit and the first trigger input simultaneously,
Delay circuit output the second trigger input of termination, the second trigger output termination and door.
Further, the first detection switch and the second detection switch are NMOS tube；The pole D of first detection switch connects the first drop-down
One end of resistance, the pole S connects the other end of the first pull down resistor, and the pole G connects the pole G of the second detection switch；The D of second detection switch
Pole connects one end of the second pull down resistor, and the pole S connects the other end of the second pull down resistor.
Further, the second trigger is D class trigger.
It further, further include third detection switch；Third detection switch and sluggish resistor coupled in parallel, third detection switch one
Terminate the other end of the second fuse resistance, and another termination comparator anode of third detection switch.
Further, third detection switch is NMOS tube, and the pole third detection switch D connects sluggish resistance one end, and the pole S connects sluggishness
The resistance other end, and the pole G connects the pole G of the second detection switch.
After adopting the above scheme, when the first power tube and the second power tube are opened, the first fuse resistance (shape to be judged
The fuse resistance of state) there will be instantaneous large-current to pass through, the first fuse resistance is blown；At this point, the negative terminal of comparator passes through
Second power tube ground connection, and the anode of comparator meets vdd by sluggish resistance and the second fuse resistance, it is clear that comparator output
High level.Comparator output be high level when, indicate for the first time judgement the result is that the first fuse resistance has been blown, instead
It, indicates that the first fuse resistance is not blown.Wherein, the second fuse resistance is only used as benchmark fuse resistance,
Without fusing.The signal that first fuse resistance is blown with goalkeeper's signal by exporting, the high level signal with door output
Analog switch is controlled, and analog switch can be with corrected parameter.
In some cases, the first fuse resistance does not need to be blown, but due to the first fuse resistance itself
It is existing can not resistance, so cannot simply judge its state with resistance value size.Variation based on fuse resistance
With homoplasy, i.e., the drift with fuse resistances different in chip is very close to present invention employs compare the first guarantor
The method of dangerous silk resistance, the second fuse resistance.When the differential of the first fuse resistance and the second fuse resistance
When being bordering on 0, no matter how the first fuse resistance, the second fuse resistance size change, and do not affect the defeated of comparator
Out, comparator will export low level at this time, indicate that the first fuse resistance is not blown.
Meanwhile the invention also includes the first pull down resistor, the second pull down resistor, the first detection switch, the second detection switch,
Filter circuit, delay circuit and the second trigger.When comparator judges that the first fuse resistance has fused for the first time, the
The output of one trigger is high level, and the first detection switch and the second detection switch will open at this time, the first pull down resistor and the
Two pull down resistors are shorted, and comparator will judge the state of the first fuse resistance again；The result of second of judgement passes through filter
The second trigger is admitted to after wave circuit and delay circuit；If comparator also judges the first fuse melting resistance for the second time
It is disconnected, a high level is exported with goalkeeper, for indicating that the first fuse resistance has fused.Since last judging result is number
Logical signal, it is possible to control different analog switches, with the signal to achieve the purpose that correction parameter.
Moreover, the invention also includes third detection switch and sluggish resistance；First fuse resistance once in a while it is possible that
The problem of can not fusing, the method that the present invention uses repetitious heavy current impact, so that its first fuse resistance
Become larger, i.e., so that the difference of the first fuse resistance and the second fuse resistance is greater than sluggish resistance.At this point, although first protects
Dangerous silk resistance is not blown, but comparator still can export correct high level.
Detailed description of the invention
Fig. 1 is circuit diagram of the invention.
Label declaration
First power tube, 1 second power tube 2
First fuse resistance, 3 second fuse resistance 4
Comparator 5 pulls up PMOS tube 6
First trigger 7 and door 8
First pull down resistor, 9 second pull down resistor 10
First detection switch, 11 second detection switch 12
13 delay circuit 14 of filter circuit
Second trigger, 15 third detection switch 16
Sluggish resistance 17.
Specific embodiment
As shown in fig.1, a kind of IC parameter correction circuit that the present invention discloses, including the first power tube 1, the second power tube
2, the first fuse resistance 3, the second fuse resistance 4, comparator 5, sluggish resistance 17, pull-up PMOS tube 6, the first trigger 7
And with door 8.
First power tube 1 input termination vdd, output termination 3 one end of the first fuse resistance, the first fuse resistance 3 are another
The input terminal of one termination 5 negative terminal of comparator and the second power tube 2, the output end ground connection of the second power tube 2.
First power tube 1 is preferably PMOS tube, and the pole S of the first power tube 1 meets vdd, and the pole D connects the first fuse resistance 3 one
End.Second power tube 2 is preferably NMOS tube, and the pole D of the second power tube 2 connects 3 other end of the first fuse resistance, and the second power
The pole S of pipe 2 is grounded.
The pole S of pull-up PMOS tube 6 meets vdd, and the pole D connects 4 one end of the second fuse resistance, 4 other end of the second fuse resistance
5 anode of comparator is connect by sluggish resistance 17.Output termination 7 input terminal of the first trigger of comparator 5, the output of the first trigger 7
Termination and door 8, export signal with door 8.First trigger 7 is preferably D class trigger.
When first power tube 1 and the second power tube 2 are opened, the first fuse resistance 3 will have instantaneous large-current to pass through, and first
Fuse resistance 3 is blown；At this point, the negativing ending grounding of comparator 5, and the positive termination high potential of comparator 5, comparator at this time
5 output high level.Comparator 5 output be high level when, indicate for the first time judgement the result is that the first fuse resistance 3 by
Fusing, conversely, indicating that the first fuse resistance 3 is not blown, wherein the second fuse resistance 4 is only used as benchmark guarantor
Dangerous silk resistance.High level signal of the signal that first fuse resistance 3 is blown by exporting signal with door 8, with the output of door 8
Analog switch is controlled, and analog switch can be with corrected parameter.
First fuse resistance 3 is suitable with the resistance value of the second fuse resistance 4.When the first fuse resistance 3 and second is protected
When the differential of dangerous 4 resistance value of silk resistance is bordering on 0, no matter how the first fuse resistance 3,4 resistance value size of the second fuse resistance become
Change, do not affect the output of comparator 5, comparator 5 will export low level at this time, indicate that 3 resistance of the first fuse is not melt
It is disconnected.
The invention also includes the first pull down resistor 9, the second pull down resistor 10, the first detection switch 11, the second detection switch
12, filter circuit 13, delay circuit 14 and the second trigger 15.
First pull down resistor, 9 one end connects 3 other end of 5 negative terminal of comparator and the first fuse resistance, the first drop-down electricity simultaneously
Hinder 9 other ends ground connection.First detection switch 11 is connected in parallel with the first pull down resistor 9.
Second pull down resistor, 10 one end connects 17 other end of 5 anode of comparator and sluggish resistance, the second pull down resistor 10 simultaneously
Other end ground connection.Second detection switch 12 is connected in parallel with the second pull down resistor 10.
Filter circuit 13 1 terminates 5 output end of comparator, and the other end connects delay circuit 14 and the input of the first trigger 7 simultaneously
End, output termination 15 input terminal of the second trigger of delay circuit 14, the second trigger 15 output termination and door 8.Filter circuit 13
It is made of RC circuit, in order to prevent the interference of noise.And delay circuit 14 is in order to ensure the second trigger 15 can be just
True output high level signal.
When 5 first time of comparator judging that the first fuse resistance 3 has fused, the output of the first trigger 7 is height
Level, the first detection switch 11 and the second detection switch 12 are opened at this time, 10 quilt of the first pull down resistor 9 and the second pull down resistor
It is shorted, comparator 5 will judge the state of the first fuse resistance 3 again；The result passes through filter circuit 13 and delay circuit 14
After be admitted to the second trigger 15；If second of comparator 5 is also judged that the first fuse resistance 3 fuses, will be exported with door 8
One high level, for indicating that the first fuse resistance 3 has fused.Since last judging result is digital logic signal, institute
Different analog switches can be controlled with the signal, to achieve the purpose that correction parameter.
The high level signal exported with door 8 controls analog switch, and analog switch can be with corrected parameter.When having in circuit
When multiple groups fuse, the output finally with door 8 can be decoded, so that more analog switches are controlled, to meet parameter
High-precision requirement.Wherein, comparator 5 uses Foldable cascade structure, is general technology, this will not be repeated here.
First detection switch 11 and the second detection switch 12 are preferably NMOS tube.The pole D of first detection switch 11 connects first
One end of pull down resistor 9, the pole S connects the other end of the first pull down resistor 9, and the pole G connects the pole G of the second detection switch 12；Second inspection
The pole D for surveying switch 12 connects one end of the second pull down resistor 10, and the pole S connects the other end of the second pull down resistor 10.Second trigger 15
Preferably D class trigger.
The invention also includes third detection switch 16；Third detection switch 16 is in parallel with sluggish resistance 17, and third detection is opened
Close the other ends of 16 1 the second fuse resistance 4 of termination, and another 5 anode of termination comparator of third detection switch 16.Third
Detection switch 16 is also connect with the first trigger 7.
Third detection switch 16 is preferably NMOS tube, and the pole third detection switch 16D connects sluggish 17 one end of resistance, and the pole S connects
Sluggish 17 other end of resistance, and the pole G connects the pole G of the second detection switch 12.
For first fuse resistance 3 once in a while it is possible that the problem of can not fusing, the present invention uses repetitious big electricity
The method for flowing impact, so that its 3 resistance value of the first fuse resistance becomes larger, i.e., so that the first fuse resistance 3 and the second fuse
The difference of 4 resistance value of resistance is greater than sluggish resistance 17.At this point, comparator 5 is still although the first fuse resistance 3 is not blown
Correct high level can so be exported.
It is described in further detail below in conjunction with specific embodiment and Fig. 1:
A kind of IC parameter correction circuit, circuit voltage vdd1=3V, vdd2=3V.As the first power tube 1(M2),
Two power tube 2(M3) it opens, there is instantaneous large-current 30mA to pass through the first fuse resistance 3(R0 from vdd1), the first fuse electricity
Resistance 3 is blown.In the present embodiment, the first power tube 1 is used to prevent 3 aging of the first fuse resistance.Only when the first insurance
When silk resistance 3 needs to be blown, the first power tube 1(M2) it can just open.And the second power tube 2(M3) one is only opened when powering on
Short time is then closed at once.So the first fuse resistance 3 only has tens microamperes of electric current of moment to flow through, therefore first
Fuse resistance 3 will not be aging.
In the present embodiment, R0 is the resistance of the first fuse resistance 3, and Rref is the resistance of the second fuse resistance 4, and R1 is
First pull down resistor 9, R2 are the second pull down resistor 10, and R3 is sluggish resistance 17.
In the present embodiment, when the first fuse resistance 3 is blown, after which powers on, PMOS tube 6(M1 is pulled up) it opens
Open, the first power tube 1(M2), the second power tube 2(M3), the first detection switch 11(M4), the second detection switch 12(M5) and
Three detection switch 16(M6) it closes, the first trigger 7, the second trigger 15 are reset, and the negative terminal Vn of comparator 5CMP is by first
Pull down resistor 9(R1) pull down to ground, i.e. Vn=0；The voltage of anode Vp:
(1)
Wherein R3=1k, R2=100K, Rref=50, vds_M1=0.5V, therefore Vp=2.474V.Due to Vp > Vn,
Comparator 5CMP exports high level.So the output high level of the first trigger 7.The first detection switch 11, second detects at this time
Switch 12 and third detection switch 16 are opened, the first pull down resistor 9(R1), the second pull down resistor 10 (R2) be shorted to ground.It is aobvious
So, Vp > Vn at this time is still set up, therefore the second trigger 15 exports high level, is finally high level, indicates the first fuse electricity
Resistance 3 has fused.Wherein filter circuit 13 can filter out the noise of 100nS, and delay circuit 14 is 10nS.
In this example, it is assumed that vds_M1=vds_M2, and vdd1=vdd2, when the first fuse resistance 3 is not melt
When disconnected, similarly available Vp1, Vn1:
(2)
(3)
(4)
Wherein R0=50, R1=100K, vds_M1=0.5V, therefore Vp1=2.474V, Vn1=2.498V, i.e. Vn1-
Vp1=24mV.Under normal conditions, positive-negative input end offset < 5mV of comparator 5CMP, so comparator 5CMP is exported at this time
Low level, i.e. the first fuse resistance 3 do not fuse.Since Rref- R0 is about 0, formula (4) be can simplify into:
(5)
From formula (5) it can be seen that, it is assumed that the resistance value of R0 can float to 100K (in practical integrated circuit drift value want < <
100K), then Vn1-Vp1=6.2mV > 5mV.So the circuit still can correctly judge the first fuse resistance 3 at this time
State.
Finally, aiming at the problem that the first fuse resistance 3 will appear once in a while to fuse, in the present embodiment, using more
The method of secondary heavy current impact repeatedly, so that 3 resistance value of the first fuse resistance becomes larger.It is available according to formula (4), it is assumed that
Work as R0-Rref > 2K (by the method for intentional aging, making the resistance value 2K that becomes larger is very readily), then Vn1- Vp1 >
- 23mV, comparator 5CMP exports high level at this time.So the output Q1 of the first trigger 7 is also high level.Due to design
The conduction impedance about 1K of switch the first detection switch 11, the second detection switch 12 and third detection switch 16, thus it is available
About equation:
(6)
(7)
Wherein design vds2_M1=1.5V, vds2_M2=1V, therefore Vp2=0.967V, Vn2=0.667V.Obviously, Vn1-
Vp1 < < 0, i.e. the output of the second trigger 15 is high level.Therefore the circuit finally also solves 3 nothing of the first fuse resistance
The problem of method fuses.
So far, the various states that may be present of the first fuse resistance 3 are elaborated.This last state will act at simulation
On switch.Analog switch, which can choose, to be connected or disconnects, some resistance, some capacitor or some current source, is finally realized pair
The correction of parameter.
The foregoing is merely one embodiment of the present of invention, and not to the limitation of this case design, all designs according to this case are closed
The equivalent variations that key is done each falls within the protection scope of this case.
Claims (8)
1. a kind of IC parameter correction circuit, it is characterised in that: including comparator, the first fuse resistance, the second fuse resistance,
Sluggish resistance, pull-up PMOS tube, the first power tube, the second power tube, the first trigger and with door；First power tube input termination
Vdd, first fuse resistance one end of output termination, another termination comparator negative terminal of the first fuse resistance and the second power tube
Input terminal, the output end ground connection of the second power tube；The pole S of pull-up PMOS tube meets vdd, and the pole D connects second fuse resistance one end, the
The two fuse resistance other ends connect comparator anode by sluggish resistance；Comparator output terminal connects the first trigger input, the
One trigger output termination and door, export with goalkeeper's signal；
First power tube is PMOS tube, and the pole S of the first power tube meets vdd, and the pole D connects first fuse resistance one end, and the connection of the pole G is outer
Connect control signal；
Second power tube is NMOS tube, and the pole D of the second power tube connects the first fuse resistance other end, and the S of the second power tube
Pole ground connection, the pole G connect external control signal.
2. a kind of IC parameter correction circuit as described in claim 1, it is characterised in that: the first trigger is D class trigger.
3. a kind of IC parameter correction circuit as described in claim 1, it is characterised in that: the first fuse resistance and the second insurance
The differential of the resistance value of silk resistance is bordering on 0.
4. a kind of IC parameter correction circuit as described in claim 1, it is characterised in that: further include the first pull down resistor, second
Pull down resistor, the first detection switch, the second detection switch, filter circuit, delay circuit and the second trigger；First pull down resistor
One end connects comparator negative terminal and the first fuse resistance other end, first pull down resistor other end ground connection simultaneously；First detection is opened
Pass is connected in parallel with the first pull down resistor；Second pull down resistor one end connects comparator anode and sluggish resistance, the second drop-down simultaneously
Resistance other end ground connection；Second detection switch is connected in parallel with the second pull down resistor；Filter circuit one terminates comparator output terminal,
The other end connects delay circuit and the first trigger input simultaneously, and delay circuit, which exports, terminates the second trigger input, and second
Trigger output termination and door.
5. a kind of IC parameter correction circuit as claimed in claim 4, it is characterised in that: the first detection switch and the second detection are opened
Closing is NMOS tube；The pole D of first detection switch connects one end of the first pull down resistor, and the pole S connects the other end of the first pull down resistor, and
The pole G connects the pole G of the second detection switch；The pole D of second detection switch connects one end of the second pull down resistor, and the pole S connects the second drop-down electricity
The other end of resistance.
6. a kind of IC parameter correction circuit as claimed in claim 5, it is characterised in that: the second trigger is D class trigger.
7. a kind of IC parameter correction circuit as claimed in claim 5, it is characterised in that: further include third detection switch；Third
Detection switch and sluggish resistor coupled in parallel, third detection switch one terminates the other end of the second fuse resistance, and third detection is opened
Another termination comparator anode closed.
8. a kind of IC parameter correction circuit as claimed in claim 7, it is characterised in that: third detection switch is NMOS tube, the
Three poles detection switch D connect sluggish resistance one end, and the pole S connects the sluggish resistance other end, and the pole G connects the pole G of the second detection switch.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310536913.0A CN103595396B (en) | 2013-11-04 | 2013-11-04 | A kind of IC parameter correction circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310536913.0A CN103595396B (en) | 2013-11-04 | 2013-11-04 | A kind of IC parameter correction circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103595396A CN103595396A (en) | 2014-02-19 |
| CN103595396B true CN103595396B (en) | 2019-03-15 |
Family
ID=50085404
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310536913.0A Active CN103595396B (en) | 2013-11-04 | 2013-11-04 | A kind of IC parameter correction circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103595396B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117713782B (en) * | 2024-02-04 | 2024-04-26 | 成都电科星拓科技有限公司 | Power-on reset circuit |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201426092Y (en) * | 2009-04-21 | 2010-03-17 | 陈金恩 | Automobile fuse test bench power supply device |
| CN101783504A (en) * | 2009-01-16 | 2010-07-21 | 凹凸电子（武汉）有限公司 | Protection circuit, battery system and protection method |
| CN202145567U (en) * | 2011-06-27 | 2012-02-15 | 中国国土资源航空物探遥感中心 | Starting-up protector for aviation electromagnetic instrument emission system |
| CN102801130A (en) * | 2011-05-23 | 2012-11-28 | 鸿富锦精密工业（深圳）有限公司 | Protection circuit |
| CN202563046U (en) * | 2012-05-29 | 2012-11-28 | 漳州市东方智能仪表有限公司 | Fuse burnout alarm device |
| CN203661013U (en) * | 2013-11-04 | 2014-06-18 | 矽恩微电子(厦门)有限公司 | IC parameter correcting circuit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100449901C (en) * | 2005-09-22 | 2009-01-07 | 华为技术有限公司 | Apparatus for preventing equipment internal combustion from drawing outward |
-
2013
- 2013-11-04 CN CN201310536913.0A patent/CN103595396B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101783504A (en) * | 2009-01-16 | 2010-07-21 | 凹凸电子（武汉）有限公司 | Protection circuit, battery system and protection method |
| CN201426092Y (en) * | 2009-04-21 | 2010-03-17 | 陈金恩 | Automobile fuse test bench power supply device |
| CN102801130A (en) * | 2011-05-23 | 2012-11-28 | 鸿富锦精密工业（深圳）有限公司 | Protection circuit |
| CN202145567U (en) * | 2011-06-27 | 2012-02-15 | 中国国土资源航空物探遥感中心 | Starting-up protector for aviation electromagnetic instrument emission system |
| CN202563046U (en) * | 2012-05-29 | 2012-11-28 | 漳州市东方智能仪表有限公司 | Fuse burnout alarm device |
| CN203661013U (en) * | 2013-11-04 | 2014-06-18 | 矽恩微电子(厦门)有限公司 | IC parameter correcting circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103595396A (en) | 2014-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9496705B2 (en) | Protection circuit of communication interface | |
| US7551497B2 (en) | Memory circuits preventing false programming | |
| US8441266B1 (en) | Sensing circuit | |
| CN102749575B (en) | Electronic fuse state reader | |
| CN104579263A (en) | Reset circuit with high response speed and low temperature coefficient | |
| CN105359245B (en) | Electronic protection circuit and the method for controlling electronic protection circuit | |
| CN104218542A (en) | Battery protection circuit | |
| CN108089630A (en) | A kind of electrical fuse state detection circuit | |
| CN104505123B (en) | A kind of reading application circuit of antifuse memory | |
| TW201101313A (en) | Fuse circuit, electronic system and operating method thereof | |
| CN112702055B (en) | Chip peripheral anti-fuse pre-trimming circuit and trimming method thereof | |
| TWI242281B (en) | Circuit and method for trimming locking of integrated circuits | |
| CN104198783B (en) | Power sense circuit and power receiving equipment with temperature compensation characteristic | |
| CN105467193A (en) | Voltage detection circuit | |
| CN103595396B (en) | A kind of IC parameter correction circuit | |
| CN101149975B (en) | Memory circuit and its error action protecting method | |
| US20070268062A1 (en) | Fuse circuit for repair and detection | |
| CN102983557B (en) | Battery protective circuit and charging power switch control signal producing circuit thereof | |
| CN104022490A (en) | Lithium battery protection system and over-current direction circuit thereof | |
| CN203661013U (en) | IC parameter correcting circuit | |
| US20130033791A1 (en) | Failsafe galvanic isolation barrier | |
| US7345943B2 (en) | Unclocked eFUSE circuit | |
| CN203554401U (en) | Reset circuit with high responding speed and low temperature coefficients | |
| US9558841B2 (en) | Generating stabilized output signals during fuse read operations | |
| JP5880826B2 (en) | Trimming circuit and adjustment circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |